-
build a tv box on fpga cyclone 2
build a tv box on fpga cyclone 2
- 2022-03-10 23:00:00下载
- 积分:1
-
学习使用HDL Bencher生成测试积累,并直接调用ModelSim进行仿真的方法....
学习使用HDL Bencher生成测试积累,并直接调用ModelSim进行仿真的方法.-learning HDL Bencher generate test accumulation, and called directly ModelSim simulation methods.
- 2022-02-28 22:36:00下载
- 积分:1
-
一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路
一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路-A high-level training of internal information, are very valuable, readers can grasp the basic ideas FPGA
- 2022-03-13 01:35:04下载
- 积分:1
-
sample_tcam.tar
verilog RTL code for simple TCAM
- 2014-06-25 15:50:08下载
- 积分:1
-
Altera-FPGA-sigmoid
利用quartus II 软件采用verilog语言设计了一个sigmoid激活函数(this work is a sigmoid ,use verilog language)
- 2018-11-22 15:31:29下载
- 积分:1
-
asynchronous-clock-boundary
一个关于跨越异步时钟边界传输数据的解决方案(The solution of transfering data across asynchronous clock boundary.)
- 2011-12-21 14:30:54下载
- 积分:1
-
DE0-PWM-Led-Drive---simulation
DE0_PWM_LED_DRİ VE_Sİ MULATİ ON
- 2015-12-04 16:32:56下载
- 积分:1
-
8b10b
8b10b编解码,用于光通信和千兆以太网,verilog编写,已验证(8b10b codec for optical communications and Gigabit Ethernet, verilog prepared Verified)
- 2021-01-27 09:48:41下载
- 积分:1
-
本源码为Nios II的开发示例,主要演示Nios II的I2C总线设计。开发环境QuartusII。
本示例十分经典,对基于SOPC开发的FPGA初学者有...
本源码为Nios II的开发示例,主要演示Nios II的I2C总线设计。开发环境QuartusII。
本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of an example, the main demonstration Nios II I2C-bus design. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.
- 2022-05-20 17:06:23下载
- 积分:1
-
daima
Rst是低电平有效的系统复位信号,Clk是时钟信号。AB[5:0]是地址信号,DB[7:0]是数据信号,wr是低电平有效的写信号。start是启动信号。
模块中有一个64x8的双端口的存储器。系统复位结束后,可以通过AB、DB和wr信号向同步存储器写入数据。当写入64个数据后,给出一个Clk周期宽度的脉冲信号start,则系统从存储器0地址处开始读出数据,读出的8位数据从低位开始以3位为一组,每个时钟周期输出一组,即第一个时钟周期输出[2:0]位,第二个时钟周期输出[5:3]位,第三个周期输出1地址的[0]位和0地址的[7:6]位,直至将存储器中64x8数据全部输出。若最后一组不足三位,则高位补0。
(Rst is an active-low system reset signal, Clk is a clock signal. AB [5: 0] is the address signal, DB [7: 0] is the data signal, wr write signal is active low. start is the start signal. Module in a dual port memory of 64x8. After the reset, you can write data to the synchronous memory by AB, DB and wr signals. When data is written to 64, given the width of a pulse signal Clk cycle start, the system begins to read the memory address 0, 8 data read out a low starting with three as a group, each clock outputs a set period, which is the first clock cycle of the output [2: 0] bits, the second clock cycle output [5: 3] position, the third cycle of the output of an address [0] and 0 address [7 : 6] bit, until all the data in memory 64x8 output. If the last group of less than three, the high 0s.)
- 2014-12-11 20:16:04下载
- 积分:1