-
SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....
SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字.-SED1330/1335/1336/E1330 LCD controller and the source of 51 Series procedures. LCD procedures, and show pictures of Chinese characters.
- 2022-01-25 22:11:23下载
- 积分：1
-
Multisim
multisim 程序
使用教程 详细明了清楚(multisim tutorial program uses more clearly understand)
- 2010-09-15 22:56:42下载
- 积分：1
-
Copy
this file describes the steps in building a fifo buffer module in verilog hdl and programming them on an fpga device
- 2020-06-21 21:00:02下载
- 积分：1
-
verilog spi file with testbench
verilog spi file with testbench
- 2022-06-11 23:50:30下载
- 积分：1
-
fir在dspbuilder下产生VHDL源码及其测试激励文件时的matlab模型,在modelsim下仿真通过...
fir在dspbuilder下产生VHDL源码及其测试激励文件时的matlab模型,在modelsim下仿真通过-fir in dspbuilder VHDL source code under test and document the incentive mat lab model, the simulation under through modelsim
- 2023-07-19 00:45:03下载
- 积分：1
-
test_ad9852
使用FPGA来控制DDS信号的产生，从而达到高频信号产生的目的。使用的DDS芯片为AD9852，在QuartusII下编写。(Using the FPGA to control the DDS signal generation, so as to achieve high-frequency signal generation purposes. Use of DDS chip AD9852, in the QuartusII prepared.)
- 2010-01-27 17:02:16下载
- 积分：1
-
Quartus_17.1破解器_Windows_密码12345
quartus 17.1 安装包，我现在用的就是(Quartus 17.1 installation kit, what I am using now is)
- 2018-09-10 20:13:45下载
- 积分：1
-
Moltiplicatore-FP
moltiplicatore floating point
- 2009-05-12 20:26:28下载
- 积分：1
-
iir
八阶巴特沃兹iir数字滤波器，四个二阶节，verilog代码实现，多路分时复用(batterworth，iir，8order，four second order section)
- 2016-01-27 19:49:47下载
- 积分：1
-
VerilogHDL
基于verilog convolutional coding
的卷积编码(verilog convolutional coding
)
- 2012-05-09 22:56:42下载
- 积分：1
