登录
首页 » Verilog » 用Verilog HDL实现的uart通用串口通信程序,已经验证成功

用Verilog HDL实现的uart通用串口通信程序,已经验证成功

于 2022-07-10 发布 文件大小:178.11 kB
0 167
下载积分: 2 下载次数: 2

代码说明:

在ISE下开发的通用串口通信程序,使用的编程语言是Verilog HDL语言,采用了fifo,已经进行实验验证通过,适合Verilog初学者,欢迎交流学习。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • oc_i2c_master_top_v92
    I2C IP for Quartus V9.0 sp2, can used in SOPC builder.
    2009-10-10 10:43:18下载
    积分:1
  • Single-CPU
    说明:  简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
    2020-06-16 12:28:32下载
    积分:1
  • multi16
    有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。(Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace tree Final stage addition: Carry select adder )
    2013-01-01 14:13:58下载
    积分:1
  • Microcomputer-Principle
    该书介绍了英特尔的80x86CPU和一些串行通信芯片,以及汇编语言。(The book introduces the Intel 80x86CPU and some serial communications chip, and assembly language.)
    2013-07-27 14:55:25下载
    积分:1
  • USB2.0的IP核(详细verilog源码和文档)
    USB2.0的IP核开发.代码可以直接使用已经验证过(USB2.0 IP kernel development. Code can be used directly, has been verified)
    2020-12-24 18:49:04下载
    积分:1
  • xilinx原语的使用方法
    说明:  Xilinx原语的使用介绍,特别全面,希望对大家有所帮助,(Introduction to the use of Xilinx primitives, particularly comprehensive,I hope it will be helpful to you all.)
    2019-04-16 22:50:07下载
    积分:1
  • fre
    本设计是基于EP4CE15F17C8N和12864液晶的频率计程序(The design is based EP4CE15F17C8N and 12864 LCD frequency meter program)
    2015-08-12 08:39:32下载
    积分:1
  • bundle_test5
    说明:  一个具备bp协议典型功能的数据传输系统(超时重传机制以及托管传输)包含五个节点(A data transmission system with typical functions of BP protocol (Overtime retransmission mechanism and managed transmission) consists of five nodes)
    2019-12-02 19:06:44下载
    积分:1
  • generate-coordinates
    使用VHDL编写语言,巧妙的利用计数器和循环输出一个坐标系,由于VHDL出现负数比较麻烦,全部由正数代替,输出一个原点在中心,半径128的256×256的坐标。方便坐标变换以及用此坐标做算法。(Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.)
    2013-08-28 11:03:46下载
    积分:1
  • xadc_temperature
    说明:  用于FPGA中zynq的温度上报,通过逻辑方式。(It is used to report the temperature of zynq in FPGA by logic)
    2019-12-18 11:47:43下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载