登录
首页 » Verilog » SDRAM控制器代码

SDRAM控制器代码

于 2022-07-12 发布 文件大小:1.81 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

非常不错的SDRAM代码,重点学习状态的划分,如何优化控制,以及刷新操作。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • MP3-coder
    In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder. Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them includes all the VHDL source codes of the component.)
    2013-08-06 15:40:24下载
    积分:1
  • VHDL2FSK
    VHDL 2FSK调制解调器各部分的原理与代码(The principle and code of each part of the VHDL 2FSK modem)
    2021-05-12 17:30:03下载
    积分:1
  • beipin_test
    实现任意倍数的倍频,帮助大家解决VHDL倍频问题,(The realization of arbitrary multiples of the octave, octave VHDL help people solve problems,)
    2021-03-24 17:19:14下载
    积分:1
  • FPGA 的数字闹钟
    这个项目旨在在 FPGA 上实现数字闹钟的功能。尽快 FPGA 打开时,时钟就开始了。可以使用 FPGA 板上提供 dip 开关设置报警。通过相应的 dip 开关指示灯表明了这一点。计数器保持工作,一旦报警消除,像声音放大通过扬声器蜂鸣器。 该项目是充分的。享受它吧 !
    2022-03-10 12:26:41下载
    积分:1
  • Four-controllable-counter
    说明:  功能是(用Verilog语言的,内有比较详细的注释): (1)计数器的功能是从0到9999计数,并能以十进制数的形式在七段数码管上显示出来(包括七段数码管显示模块). (2)该计数器有一个1个nclr和一个adj_plus端,在控制信号的作用下(见下表),计数器具有复位、增或减计数、暂停的功能。编写以上的程序的完整模块. 计数器的功能表 nclr adj_minus 功 能 0 0 复位为0 0 1 递增计数 1 0 递减计数 1 1 暂停计数 (Function is (with Verilog language, the more detailed comments): (1) counter function is from 0 to 9999 counts, and are able to form a decimal number on the seven-segment LED display (including the seven-segment LED display module). (2) The counter has a one nclr and a adj_plus side, under the action of the control signal (see below), the counter has reset, increase or decrease of count pause function. Complete the preparation of the above program modules. Counter function menu nclr adj_minus reset 0 0 0 0 1 1 0 counts counting suspended Count 1 1)
    2011-03-01 22:47:51下载
    积分:1
  • 吠陀2x2
    模块vedic_2_x_2(A,B,C  ;);
    2022-05-14 14:46:13下载
    积分:1
  • DAC0832
    DAC0832的Verilog代码,适用于与ADC0809同时学习,效果明显!(DAC0832 Verilog code, applicable at the same time with ADC0809 learning, the effect is obvious!)
    2012-10-17 11:04:32下载
    积分:1
  • FIFO
    FIFO的VERILOG代码编写 可综合的Verilog FIFO存储器(The VERILOG code FIFO write comprehensive Verilog FIFO memory)
    2010-10-11 20:35:47下载
    积分:1
  • I2C_CSDN
    verilog 编写的I2C程序,控制D/A的(I2C program written by Verilog to control D/A)
    2020-06-18 21:20:02下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载