网站首页

对实例的Nios II开发的源代码，主要基于NIO…

于 2022-07-16 发布文件大小:13.17 MB

 0  88

下载积分: 2 下载次数: 1

我要下载

代码说明：

本源码为Nios II的开发示例,主要演示基于Nios II的uCOS的移植。开发环境QuartusII。本示例十分经典，对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of examples, mainly based on the Nios II shows the uCOS transplant. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

wide_cbf
宽带波束形成，设计FIR滤波器系数。带宽为500Hz--700Hz,采样率为3000Hz，对白噪声序列进行滤波，即得到有限带宽的宽带时域信号(Broadband beamforming design FIR filter coefficients. Bandwidth of 500Hz- 700Hz, sampling rate of 3000Hz, filtered white noise sequence, ie limited bandwidth broadband time domain signal)

2013-03-19 09:40:45下载

积分：1
利用fpga实现的DDS，可输出正弦波，输出频率可调
利用fpga实现的DDS，可输出正弦波，输出频率可调-FPGA realization of the use of DDS, sine wave output, output frequency adjustable

2022-01-28 18:28:31下载

积分：1
异步FIFO
自己编写的同步和异步FIFO的verilog代码，验证过，有可靠性(Verilog code of my own synchronous and asynchronous FIFO, verified,and reliable.)

2020-07-03 07:00:02下载

积分：1
testbench(xilinx)
Testbench 不仅要产生激励也就是输入，还要验证响应也就是输出。当然也可以只产生激励，然后通过波形窗口通过人工的方法去验证波形，这种方法只能适用于小规模的设计(The Testbench not only to generate incentives to input, verify that the response is output. Of course, can only produce Incentive, and then the waveform by the waveform window by artificial means to verify, this method is only applicable to small-scale design)

2012-04-18 16:08:25下载

积分：1
AD_100k
ADC Reference code!Clock 100kHz

2020-06-24 10:40:02下载

积分：1
ASKMod
ASK调制信号的verilog VHL设计，在ise中实现了ASK信号的调制解调。(ASK modulation signal verilog VHL design, in ise to achieve the ASK signal modulation and demodulation.)

2017-04-17 10:46:19下载

积分：1
spi_slave
xilinx 平台的SPI从接口实现源码，供参考学习(used xilinx,slave-spi interface.)

2019-04-21 12:08:29下载

积分：1
Lab2
Simple ALU Objectives 1. Explore simple ALU structure. 2. Working with components 3. Working with language templates in ModelSim 4. Making a test bench and simulation using ModelSim

2017-01-13 19:28:54下载

积分：1
Verilog ADPLL文件与测试
verilog ADPLL file with testbench

2022-04-18 06:08:09下载

积分：1
FPGA_PSK
说明：可以实现2PSK的信号调制，已经过Modelsim波形仿真(It can realize 2PSK signal modulation and has been simulated by Modelsim waveform.)

2019-05-09 16:29:17下载

积分：1

696518资源总数
105549会员总数
12今日下载

对实例的Nios II开发的源代码，主要基于NIO…

0 个回复

热门标签

热门下载