登录
首页 » VHDL » 这是用VHDL实现的8位加法器,对新手有点帮助。

这是用VHDL实现的8位加法器,对新手有点帮助。

于 2022-07-20 发布 文件大小:155.37 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

这是用VHDL实现的8位加法器,对新手有点帮助。-This is achieved using VHDL adder 8, a little help to novices.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • led1
    点亮led流水灯,通过调用锁相环,可以更改对应的时钟。(Lighting the LED pipelining lamp, the corresponding clock can be changed by calling the phase-locked loop.)
    2020-06-16 07:00:01下载
    积分:1
  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • Quartus II TimeQuest时序分析器说明书
    说明:  Quartus II TimeQuest 时序分析器说明书;这本手册包含一组设计场景、约束指南以及相关建议。您应该熟悉 TimeQuest Timing Analyzer 和 Synopsys Design Constraint(SDC) 的基础知识,以便正确地使用这些指南。(Quartus II timequest timing analyzer manual; this manual contains a set of design scenarios, constraint guidelines, and related recommendations. You should be familiar with the basics of timequest timing analyzer and Synopsys design constraint (SDC) to use these guidelines correctly.)
    2020-08-07 17:48:31下载
    积分:1
  • lovesh
    NN CONTROLLER FOR UPQC
    2012-11-12 14:01:31下载
    积分:1
  • FIFO
    fifo程序代码,程序编写,测试仿真图形,方便,比较实用(fifo code, programming, testing, simulation graphics, convenient and more practical)
    2016-03-16 10:06:12下载
    积分:1
  • pcf8563
    pcf8563,在quartusII下VERILOG编写的数字时钟程序,8位数码管显示(pcf8563, written in quartusII VERILOG digital clock program, eight digital display)
    2013-12-24 21:46:21下载
    积分:1
  • CFO
    这是基于MIMO-OFDM的对CFO进行估计的源程序,对分析此同步算法有着非常重要的作用。(This is based on the source of the MIMO-OFDM of the CFO estimation, on the analysis of this synchronization algorithm has a very important role.)
    2012-12-13 15:29:51下载
    积分:1
  • -
    2022-03-20 08:41:04下载
    积分:1
  • Manchester-code-of-VHDL-program
    利用FPGA实现硬件的VHLD语言的Manchester code。(Hardware implementation using FPGA VHLD language Manchester code.)
    2013-07-14 22:08:25下载
    积分:1
  • 这是一个控制芯片CPLD 1394的verilog程序,可以参考应用。
    这是一段控制1394芯片的cpld的verilog程序,可以参考,在实际项目中已经采用.-This is a control chip cpld 1394 Verilog the procedures, they can refer to the actual project has been adopted.
    2022-03-11 06:04:09下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载