登录
首页 » VHDL » 基于FPGA的JPEG图像压缩芯片设计

基于FPGA的JPEG图像压缩芯片设计

于 2022-01-28 发布 文件大小:101.25 kB
0 140
下载积分: 2 下载次数: 1

代码说明:

基于FPGA的JPEG图像压缩芯片设计 -FPGA-based JPEG image compression chip design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog实现的8051 8051核心,FPGA的有用词汇
    8051的verilog内核,fpga里实现8051的话用得上-8051 Verilog cores, fpga achieve useful 8051 words
    2022-03-01 03:28:43下载
    积分:1
  • sync-and-asyn_FIFO_verilog
    同步与异步FIFO的verilog实现,包括源代码,testbench,测试以及综合通过,还有相关参考资料(Synchronous and asynchronous FIFO verilog achieve, including source code, testbench, test and integrated through, as well as related references)
    2021-03-07 14:19:29下载
    积分:1
  • H.264中二进制算术编码的硬件实现 H_264
    H.264中二进制算术编码的硬件实现Binary arithmetic coding in H.264 hardware implementation(Binary arithmetic coding in H.264 hardware implementation)
    2020-06-28 14:20:02下载
    积分:1
  • FMS-Labor-3
    MICarrayWeights and MICarrayplot
    2011-06-20 17:57:00下载
    积分:1
  • rscode
    R S编 解 码 实 现 代 码 verilog语言(RS CODE AND ENCODE)
    2013-05-19 16:19:55下载
    积分:1
  • 斯巴达3 Digilent演示:演示驱动perphrials在斯巴达3板的…
    Spartan 3 Digilent Demo:This demo drives the perphrials on the Spartan 3 board. This drives a simple pattern to the VGA port, connects the switches to the LEDs, buttons to each anode of the seven segment decoder. The seven segment decoder has a simple counter running on it, and when SW0 is in the up position the seven segment decoder will display scan codes from the PS2 port. This demo how ever does not drive the RS-232 port or the memory. This is a simple design done entirely VHDL not microblaze.
    2023-08-14 05:45:04下载
    积分:1
  • Spartan-6-PCIE_tutorial1
    xilinx Spartan 6 PCIE仿真教程,PIO方式,带有TLP包分析。(XILINX PCIE tutorial device spartan6 PCIE core version V2.4)
    2020-11-23 19:19:33下载
    积分:1
  • writereadflash
    这个是用VHDL实现FPGA对FLASH的读写。(This is achieved using VHDL FLASH FPGA to read and write.)
    2013-07-14 22:06:38下载
    积分:1
  • apb timer
    说明:  是基于apb总线下的timer外设的rtl代码,主要包括apb_timer的master逻辑verilog,以及相应的开发文档,包括寄存器的描述,功能特性等。(RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and so on.)
    2019-01-25 16:54:02下载
    积分:1
  • SPI_DAC
    使用VHDL语言实现了FPGA与DAC5688进行SPI通信更改寄存器值(The FPGA using VHDL language with the DAC5688 SPI communication to change the register value)
    2011-10-23 21:14:45下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载