登录
首页 » VHDL » Vhdl实现计算exp功能 在apex20k上经过验证

Vhdl实现计算exp功能 在apex20k上经过验证

于 2022-07-21 发布 文件大小:2.32 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

Vhdl实现计算exp功能 在apex20k上经过验证-Vhdl achieve in terms exp function on proven apex20k

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA实现四位数与四位数乘法
    FPGA实现四位数与四位数乘法,有仿真波形,合理利用FPGA资源(Four-digit and four-digit multiplication is realized by using FPGA. It has simulation waveform and makes rational use of the resources of the FPGA.)
    2020-06-21 00:00:02下载
    积分:1
  • 6通道正弦波发生器,产生频率,相位,幅值都可调的正弦波形...
    6通道正弦波发生器,产生频率,相位,幅值都可调的正弦波形-6-channel sine wave generator, resulting in frequency, phase, amplitude of the sinusoidal waveform are adjustable
    2022-10-22 04:00:03下载
    积分:1
  • ad73311
    AD73311芯片的控制和数据程序,用于控制音频AD芯片。(AD73311 chip control and data program)
    2021-02-01 23:20:00下载
    积分:1
  • A-Memristor-SPICE-Model
    一篇讲述如何在pspice软件中仿真忆阻器(memristor)替代蔡氏混沌电路中的非线性电阻进而观察研究混沌相图的文献(How about a software simulator pspice memristor (memristor) alternative Chua' s chaotic circuit chaotic nonlinear resistance and then observe the phase diagram of the literature)
    2011-11-17 16:04:55下载
    积分:1
  • c_fir_ppt
    C语言写得FIR滤波器代码,简单实用,是学习滤波器设计的好材料,附带PPT滤波器设计说明(C language written FIR filter code, simple and practical, is a good learning materials of filter design, with PPT filter design )
    2020-07-04 03:00:02下载
    积分:1
  • is61lv25616 (1)
    verilog测试,fpga测试片外sramis61lv25616,256个k个字,16位,比较难调(it is fpga is 61lv25616 simple verilog program,complete sram read and write.it can read and write .)
    2020-12-09 15:39:18下载
    积分:1
  • 我用verilog hdl写的tft lcd屏的控制程序,用来点亮屏上的任意点...
    我用verilog hdl写的tft lcd屏的控制程序,用来点亮屏上的任意点-I write the program in verilog hdl,it is used to control the tft lcd
    2022-05-07 11:30:04下载
    积分:1
  • rgb2yuv
    用VHDL和verilog编写的RGB颜色空间到YUV颜色空间的转换程序, 是FPGA视频处理中的常用程序!(Written in VHDL and verilog using RGB color space to YUV color space conversion process is commonly used in video processing FPGA program!)
    2010-06-08 22:15:01下载
    积分:1
  • core_arm.tar
    ARM7系统IP核的VHDL语言源代码,需要的开发环境是QUARTUS II 6.0。(ARM7 System IP Core VHDL language source code, the need for the development environment is QUARTUS II 6.0.)
    2021-04-20 00:18:51下载
    积分:1
  • 一个很好的VHDL实现的功能模块程序,希望你可以用的上!
    一个很好的VHDL实现的功能模块程序,希望你可以用的上!-a good VHDL functional module procedures in the hope that you can use!
    2022-06-01 18:48:57下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载