登录
首页 » VHDL » :现场可编程门阵列(FPGA)在双FPGA芯片的特点

:现场可编程门阵列(FPGA)在双FPGA芯片的特点

于 2022-01-21 发布 文件大小:113.72 kB
0 48
下载积分: 2 下载次数: 1

代码说明:

:针对现场可编程门阵列(FPGA)芯片的特点,研究FPGA中双向端口I/O的设计,同时给 出仿真初始化双向端口I/O的方法。采用这种双向端口的设计方法,选用Xilinx的Spartan2E芯片 设计一个多通道图像信号处理系统。-: For field programmable gate array (FPGA) chip features of FPGA in the bi-directional port I/O design, the simulation is initialized at the same time two-way port I/O method. Using this design method of two-way ports, optional Spartan2E the Xilinx chip to design a multi-channel image signal processing system.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1
    说明:  VGA图像显示,可实现图片和实现移动功能(VGA image display, enabling images and moving functions to achieve)
    2014-07-03 11:17:12下载
    积分:1
  • ddr_for_controller_and_phy
    说明:  这是本人曾经参与的一个DDR controller接口项目,主要是FPGA rtl实现,仅供参考。(This is a DDR controller interface project that I once participated in, mainly implemented by FPGA RTL, for reference only.)
    2020-12-21 20:59:08下载
    积分:1
  • Asqare
    用fpga实现的连连看游戏,功能还不完善,不过可以借鉴。(Realize with FPGA Lianliankan game, function is not perfect, but can be used for reference.)
    2012-08-27 18:39:59下载
    积分:1
  • s5pv-u-boot-LCD-display
    s5pv-u-boot-2011.06之增加LCD显示功能(s5pv-u-boot-2011.06 Increase LCD display function)
    2013-03-14 09:45:18下载
    积分:1
  • 带自适应波特率发生器UART实现,经过FPGA验证的!
    带自适应波特率发生器UART实现,经过FPGA验证的!-UART baud rate generator with adaptive realization, after FPGA validation!
    2023-01-21 06:20:04下载
    积分:1
  • vhdl+verilog
    小波提升算法源码,里面一个txt文件可以当作算法参考;(Wavelet lifting algorithm source code, inside a TXT file can be used as algorithm reference;)
    2018-06-20 09:28:28下载
    积分:1
  • 429NEW-03-15
    429总线通过FPGA直接实现发送程序,通过Verilog实现(send 429 message by Verilog and FPGA )
    2021-04-23 09:58:48下载
    积分:1
  • sqr
    VHDL CODE FOR SQUARE WAVE GENERATOR
    2014-01-22 17:14:20下载
    积分:1
  • m5441x
    support for Coldfire m5441x processors.
    2014-09-19 16:13:50下载
    积分:1
  • xilinx provided on the FPGA hardware design timing constraints of the amount of...
    xilinx公司提供的关于FPGA硬件设计的额时序约束参考资料-xilinx provided on the FPGA hardware design timing constraints of the amount of reference material
    2023-06-26 19:00:04下载
    积分:1
  • 696524资源总数
  • 103920会员总数
  • 65今日下载