登录
首页 » VHDL » 六层的电梯控制系统 用VHDL描述同时还附有系统仿真图形

六层的电梯控制系统 用VHDL描述同时还附有系统仿真图形

于 2022-07-25 发布 文件大小:158.94 kB
0 130
下载积分: 2 下载次数: 1

代码说明:

六层的电梯控制系统 用VHDL描述同时还附有系统仿真图形

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • src
    说明:  假设每个从设备中有可访问APB寄存器16个,位宽均为32比特,16个寄存器的访问地址计算方式为 基址 + 寄存器编号左移2位(byte 偏移)(Assuming that there are 16 accessible APB registers in each slave device, the bit width is 32 bits, and the access address of 16 registers is calculated by base address + register number left shift 2 bits (byte offset).)
    2020-12-15 13:49:14下载
    积分:1
  • FFT_Verilog-master
    说明:  16点verilog FFT,可供参考学习使用(16 points Verilog FFT can be used for reference)
    2021-04-18 15:18:51下载
    积分:1
  • Quartus senior io distribution, manual example
    quartus 中,高级io分配,手动的例子-Quartus senior io distribution, manual example
    2022-07-11 02:00:46下载
    积分:1
  • qam_64
    64QAM调制,采用硬件语言verilog实现,其中调用了DDS的IP核(64QAM modulation, using language verilog hardware implementation, which is called the IP core of the DDS)
    2021-03-02 23:29:33下载
    积分:1
  • 非常多的verilog实例,对于刚入门者比较有用
    非常多的verilog实例,对于刚入门者比较有用-lot of verilog example, just beginners more useful
    2022-03-17 16:05:10下载
    积分:1
  • 使用vriloge硬件描述语言设计数字频率计,其对于高频测量精确,可测范围0―99999999HZ,在MAX+PLUSII中运行通过并在实验箱上运行通过达到要求...
    使用vriloge硬件描述语言设计数字频率计,其对于高频测量精确,可测范围0―99999999HZ,在MAX+PLUSII中运行通过并在实验箱上运行通过达到要求-The use of hardware description language design vriloge digital frequency meter, and its high-frequency measurement for accurate, range 0-99999999HZ, in MAX+ PLUSII run me through and run the experiment to meet the requirement through
    2022-01-25 18:01:01下载
    积分:1
  • based on the nios ii drive the gpa module of altera de1 develop board,it s only...
    基于NIOS驱动ALTERA DE1开发板的GPS模块工程-based on the nios ii drive the gpa module of altera de1 develop board,it s only a reference project
    2023-08-30 05:55:06下载
    积分:1
  • 乘法器,实现了乘法和除法的功能,能够进行32位的运算
    乘法器,实现了乘法和除法的功能,能够进行32位的运算-Multiplier to achieve the functions of multiplication and division to carry out 32-bit computing
    2022-03-24 02:44:07下载
    积分:1
  • Quartus II
    quartus II-sopc builder avalon总线LCD控制IPCORE-quartus II-sopc builder avalon Bus LCD controller IP CORE
    2022-08-09 10:55:42下载
    积分:1
  • VerilogFreq-div
    Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
    2013-01-21 21:45:08下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载