登录
首页 » Verilog » 阿喜大师验证环境系统verilof

阿喜大师验证环境系统verilof

于 2022-08-03 发布 文件大小:2.00 MB
0 118
下载积分: 2 下载次数: 1

代码说明:

应用背景嗨,这是一个特殊的代码,在超大规模集成电路行业常用的协议。这将帮助你发展你的验证知识和如何写UVM方法关键技术此代码是完全在UVM和SV技术开发。这包含主剂,从代理,记忆和记分板适当的编码没有任何包装的UVM。这将帮助你学习在UVM编写代码的艺术,SV格式。这包含100%个功能covergae

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cpu_easy
    说明:  ADD MOV MOVi SUB四指令cpu设计,qutartus,(Design of four-instruction CPU)
    2019-05-13 11:44:49下载
    积分:1
  • qpsk
    QFSK的调制与解调,用C写的主程序,汇编写的调制与解调的子程序(QFSK the modulation and demodulation, with the main program in C, compile writing, the modulation and demodulation of the Subprogram)
    2020-07-01 19:20:02下载
    积分:1
  • Regs
    一个小寄存器堆,使用参数化编程,附有仿真代码,可直接在vivado(2018.2版本及以后)上运行(A small register heap, using parametric programming)
    2019-04-03 14:19:55下载
    积分:1
  • qpsk_demod_use_FPGA
    根据软件无线电的思想,提出了一种新颖的数字信号处理算法,对QPSK信号的相位进行数字化处理,从而实现对QPSK信号的解调.该算法允许收发两端载波存在频差,用数字锁相实现收发端载波的同步,在频偏较大的情况下,估算频偏的大小,自适应设置环路的带宽,实现较短的捕获时间和较好的信噪性能。整个设计基于XILINX公司的ISE开发平台,并用Virtex-II系列FPGA实现。用FPGA实现调制解调器具有体积小、功耗低、集成度高、可软件升级、扰干扰能力强的特点,符合未来通信技术发展的方向。(According to the idea of software radio, a novel digital signal processing algorithm, the phase of QPSK digital signal processing, enabling the demodulation of QPSK signals. This algorithm allows the sending and receiving ends of the carrier frequency difference exists, using digital phase-locked to achieve synchronization of sending and receiving end of the carrier, in the case of large frequency offset, frequency offset estimation of the size, adaptive set the loop bandwidth to achieve shorter acquisition time and better noise performance. The whole design is based on the company XILINX ISE development platform, and Virtex-II series with the FPGA. FPGA realization of a modem with a small size, low power consumption, high integration, software upgrades available, the characteristics of strong interference interference, in line with the future direction of ICT development.)
    2010-12-06 10:52:36下载
    积分:1
  • source
    说明:  altera fpga 实现fft,用fft IP核,有matlab仿真代码(Altera FPGA implementation of FFT, FFT IP core, matlab simulation code)
    2020-12-18 20:29:11下载
    积分:1
  • masera2017
    fpga hardware hevc implementation
    2018-08-06 01:26:57下载
    积分:1
  • 100_Power_Tips_for_FPGA_Designersi
    fpga高手设计实战真经100则,最新的FPGA英文书籍,值得参考学习(100 Power Tips for FPGA Designers,The new FPGA English books, worth learning)
    2013-12-06 19:40:43下载
    积分:1
  • ram_test
    说明:  对片内RAM进行读写操作,通过数据的写入和读出,对RAM的操作进行熟悉。(Read and write ram on chip, and get familiar with RAM operation through data writing and reading.)
    2020-08-17 11:38:22下载
    积分:1
  • ADS8411
    ADS8411驱动代码,完成ADS8411的驱动功能,使ADS8411可以正常的工作,该程序工作在cs和rd接地的情况下。
    2022-01-25 21:55:09下载
    积分:1
  • Radar-on-FPGA
    主要论述了基于FPGA的末制导雷达伺服系统设计。结合末制导雷达讨论其电机控制、二阶伺服系统性能和PID校正算法,利用VHDL语言设计,实现基于FPGA的方位步进电机开环定位控制和俯仰直流电机闭环速度控制的伺服系统。结合实际应用中遇到的问题,提出了基于"反馈控制"理论的有效的补偿算法,该算法提高了伺服系统的稳定性、快速性和精度。(Mainly discusses the design of terminal guidance radar servo system based on Field Programmable Gates Array(FPGA).It includes the system’s electric machine control,second-order servo system performance and PID correction algorithm based on Virtual Hardware Description Language(VHDL) on azimuth stepping motor open loop positioning control and pitch direct current electric machine closed loop speed control of the FPGA servo system.In allusion to some factual problems during its application,presents corresponding effective solutions based on traditional control theory "Feedback Control".The fact proves that these methods can greatly improve the stability,speediness and precision of the original servo system.Additionally,a basic algorithm which can be realized in a terminal guidance radar servo system is given)
    2012-08-11 17:51:55下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载