登录
首页 » VHDL » 这是一个数字时钟数字逻辑电路,整个工程包上传…

这是一个数字时钟数字逻辑电路,整个工程包上传…

于 2022-08-06 发布 文件大小:1,017.20 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

这是一个数字时钟的数字逻辑电路,整个工程打包上传,时钟可以计时、校时、整点报时、定时闹钟。使用电路图实现的。在quatarsII里面仿真的并且下载到DE2板上运行过。-This is a digital clock digital logic circuits, the whole project package upload, the clock could be time, school hours, the whole point timekeeping, timing alarm clock. The use of circuit implementation. The quatarsII inside the simulation, and downloaded to the DE2 board to run-off.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog_Basic
    说明:  Verilog 入门,如果你要很了解Verilog你不用先谖完一本厚厚的书还弄不清楚Verilog到底在干啥事,这份资料有助於快速了斛Verilog(Verilog Basic, If you try very hard to understand verilog by read a thick book, try read this first you will get a quick understanding of verlog.)
    2010-03-19 09:02:22下载
    积分:1
  • EEPROM_at25320a
    Commponent for drivering EEPROM memory AT25320 from Avalon bus.
    2013-11-22 00:04:04下载
    积分:1
  • ARM-Verilog-HDL-IP-CORE
    ARM处理器的IP核,用verilog编写的,对处理器和相关的CPU架构知识有很大帮助。(ARM processor IP core, written in verilog processor and CPU architecture knowledge.)
    2020-09-21 10:27:52下载
    积分:1
  • IRIG_DC_Decoder
    IRIG_B解码器,直接解码IRIG_B DC(IRIG_B decoder)
    2021-04-09 16:58:59下载
    积分:1
  • frame_syn
    通信系统中数据的传输以帧为单位,在FPGA中帧头检测是通信系统中的一部分,该程序实现了FPGA中帧头的检测。(Transmission of data in a communication system in units of frames, the frame header is detected in the FPGA part of the communication system, the realization of the frame header is detected in the FPGA.)
    2014-08-27 16:02:54下载
    积分:1
  • 基于fpga的液晶驱动开发过程相关资料,用于借鉴和学习
    基于fpga的液晶驱动开发过程相关资料,用于借鉴和学习-Fpga-based LCD driver development process relevant information, for reference and learning
    2023-02-14 14:50:04下载
    积分:1
  • 用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35...
    用FPGA实现的VGA接口程序,采用的语言是VHDL硬件描述语言,大家可以参照下看看采用的器件是Altera EP2c35-Using FPGA to achieve the VGA interface program, the language used is VHDL hardware description language, we can see under the light of the devices used are Altera EP2c35
    2023-09-07 02:45:04下载
    积分:1
  • vhdl,序列信号发生器,发出11101010,可更改为任意序列
    vhdl,序列信号发生器,发出11101010,可更改为任意序列-vhdl, sequence signal generator, issued 11.10101 million, you can change an arbitrary sequence of
    2023-08-12 03:05:03下载
    积分:1
  • viterbi_soft
    维特比译码器,调用IP核,软判决输入,开发平台Xilinx Spartan-6系列FPGA(viterbi decoder, using IP core resource, soft decision input,develop platform is Xilinx Spartan-6 series FPGA)
    2021-01-17 22:58:46下载
    积分:1
  • UART
    本代码用verilog语言配合sopc和nios实现了串口调试的目的。软件编程用C语言描述,只是比较简单的例子,适合初学者做了解用,本人亲自在EP2C8Q上实践。(The code to use verilog language sopc and nios achieved with serial debugging purposes. Software programming using C language description, but relatively simple example for beginners to do with understanding, I personally EP2C8Q on practice.)
    2013-09-11 10:48:17下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载