网站首页

登录

开发系统上采用的时钟信号的频率是20MHz，可分别设计计数器对其计数，包括计秒、分、小时、日、周、月以及年等。在每一级上显示输出，这样就构成了一个电子日历和时钟...

于 2022-08-07 发布文件大小:328.81 kB

 0  123

下载积分: 2 下载次数: 1

我要下载

代码说明：

开发系统上采用的时钟信号的频率是20MHz，可分别设计计数器对其计数，包括计秒、分、小时、日、周、月以及年等。在每一级上显示输出，这样就构成了一个电子日历和时钟的模型。为了可以随意调整计数值，还应包含设定计数初值的电路-Development system using the clock signal frequency is 20MHz, the design can be counter to its count, including seconds, minutes, hours, days, weeks, months and years. At every level to show the output, thus constitutes an electronic calendar and clock models. Can also adjust the order value, should also be included in setting the initial count circuit

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

keyscan
用verilog语言写的简单的键盘扫描代码，适合初学者，用alter的软件编写的程序代码。(Using verilog language to write simple keyboard scan code, suitable for beginners, with alter software program written code.)

2013-09-13 22:59:11下载

积分：1
TOFED_TB_1
A 4 bit twisted ring counter is a sequential circuit which produces the following sequence of output values: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001 and then repeats. Design a circuit for a 4 bit twisted ring counter that uses four D flip flops. Draw a state transition diagram, a state table and a schematic for your circuit. Design an alternate implementation using just three flip flops and draw a state transition diagram, state table and a schematic for your circuit. If your designs are extended to implement an n bit twisted ring counter, how many flip flops are required using each of the two approaches. In what situations would you prefer the first method? In what situations would you prefer the second?

2014-11-08 06:58:55下载

积分：1
CC
说明： quartus 的一个实例,希望对刚刚学习quartus 的人有点帮助(Quartus an example, in the hope that people just learning a little help Quartus)

2008-04-09 14:41:36下载

积分：1
FM
说明：使用Verilog HDL ，FM调制信号。(Using Verilog, HDL, and FM modulation signals.)

2017-10-09 22:35:11下载

积分：1
canbus verilog实现，原代码文件
canbus verilog实现，原代码文件-canbus verilog implementation, the original source document

2022-06-15 18:20:23下载

积分：1
I2C总线111
说明：此程序为调试通过的程序，带有I2C总线功能的程序.(this procedure through the debugging process, with I2C bus function procedures.)

2005-11-05 13:51:27下载

积分：1
用verilog写的基于cpld的出租车计费器的源码，需要的参考一下
用verilog写的基于cpld的出租车计费器的源码，需要的参考一下-Use verilog to write a taxi based cpld billing device source code, need to refer to

2022-06-11 23:05:49下载

积分：1
EEPROM_at25320a
Commponent for drivering EEPROM memory AT25320 from Avalon bus.

2013-11-22 00:04:04下载

积分：1
DVI_LED
基于DVI协议动态全彩LED大屏幕发送卡设计与实现,成本比较低,效果很好,可以实现高清视频(Dynamic full-color LED large screen based on the DVI protocol send a card design and relatively low cost, good effect, and can achieve high-definition video)

2012-08-03 13:08:44下载

积分：1
zhentongbu_VerilogHDL
帧同步的VHDL程序源代码，巴克码同步实现。(Frame synchronization of the VHDL source code, Barker code synchronization)

2012-05-26 19:35:40下载

积分：1

696518资源总数
106164会员总数
18今日下载