登录
首页 » Verilog » VLSI DSP 练习

VLSI DSP 练习

于 2022-08-14 发布 文件大小:107.65 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

在体系结构中目前为加法器和乘法器在 verilog 和节奏 45nm---报表表与代码 (verilog)---引用 vlsidsp 的 parhi 进行了模拟 这完成由自己 charantej — — 9524435535

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 04_ep2c8_vga_test
    VIP FPGA板的配套例子,这个是VGA格式lcd液晶屏幕显示用。(VIP board supporting example of this is the VGA format PREVIEW.)
    2013-10-18 19:03:37下载
    积分:1
  • 基于 FPGA 的 VGA
    本代码是基于可编程门阵列flield视频图形阵列实现。该代码是使用Verilog
    2022-03-22 21:24:07下载
    积分:1
  • GUI
    1)选择一个语音信号作为分析对象,或录制一段语音信号; 2)对语音信号进行采样,画出采样前后语音信号的时域波形和频谱图; 3)利用MATLAB中的随机函数产生噪声加入到语音信号中,使语音信号被污染,然后进行频谱分析; 4)设计用于处理该语音信号的数字滤波器,给出滤波器的性能指标,画出滤波器的频率响应; 5)对被噪声污染的语音信号进行滤波,画出滤波前后信号的时域波形和频谱,并对滤波前后的信号进行比较和分析; 6)回放各步骤的语音信号,给出相应处理程序及运行结果分析。(1) Select a voice signal as an analysis object, or record a voice signal 2) sampling the voice signal, draw the waveform and frequency spectrum of the time domain before and after sampling the speech signal 3) using the random function in MATLAB generated noise was added to the speech signal, the speech signal to be contaminated, and then spectrum analysis 4) for processing the speech signal, the digital filter design, given the performance of the filter to draw the filter' s frequency response 5) on the noise pollution of the speech signal is filtered, time-domain waveform and spectrum draw before and after filtering the signal before and after filtering, and the signal for comparison and analysis 6) playback of the speech signal for each step, given the results of the corresponding processing procedures and run analysis.)
    2021-03-18 17:29:19下载
    积分:1
  • VerilogHDL
    本书简要介绍了Verilog硬件描述语言的基础知识,包括语言的基本内容和基本结构 ,以及利用该语言在各种层次上对数字系统的建模方法。书中列举了大量实例,帮助读者掌握语言本身和建模方法,对实际数字系统设计也很有帮助。本书是Verilog HDL的初级读本,适用于作为计算机、电子、电气及自控等专业相关课程的教材,也可供有关的科研人员作为参考书。(This book briefly introduces the Verilog hardware description language basics, including basic elements of language and basic structure, and the use of the language at various levels on the digital system modeling. The book lists a large number of examples to help readers master the language itself and the modeling of the actual digital system design is also helpful. Verilog HDL book is a primer for a computer, electronic, electrical and automatic control and other specialized courses related to materials, but also for the researchers as a reference.)
    2010-05-11 19:54:29下载
    积分:1
  • fir_vivado
    此压缩包里面有基于vivado平台的工程,包括了正弦信号的产生,还有fir滤波器的设计以及fft算法的设计实现(in this package,there are three projects of the generation of the signal of sin and the design of fir filter and the ari)
    2016-09-18 15:00:22下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • ds1302_seg7
    使用Verilog完成DS1302的驱动,工程已经经过测试,可直接使用。(DS1302 using Verilog complete drive, the project has been tested and can be used directly.)
    2014-12-10 15:27:48下载
    积分:1
  • MIPS32五级流水线CPU Verilog代码,注释清晰,供学习
    应用背景 Verilog 实现 MIPS32 V1整数指令集, 5级流水线CPU 没有文档,按照流水线划分模块,代码注释多,便于理解。FPGA验证通过,可综合。 关键技术五级流水线MIPS处理器verilog源码,实现MIPS32的整数指令,代码风格好,注释清晰,适用于计算机体系结构的理解及实践,了解MIPS体系结构有很大帮助
    2022-04-16 11:12:47下载
    积分:1
  • FM
    说明:  基于FPGA和弦!!!音乐芯片的设计与实现!!!(Design and implementation of FPGA chip based on the chord music)
    2015-01-07 17:02:29下载
    积分:1
  • 800x600@60Hz VGA 时序产生的 Verilog
    800x600@60Hz VGA 时序产生的 Verilog 此外包括一个软件二 13.0 测试项目。在 Altera DE0 开发板执行测试。
    2022-02-07 16:06:28下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载