登录
首页 » VHDL » 用verilog写的,基于查表法实现的LOG10运算器,在Altera FPGA中应用。...

用verilog写的,基于查表法实现的LOG10运算器,在Altera FPGA中应用。...

于 2022-08-17 发布 文件大小:13.13 kB
0 102
下载积分: 2 下载次数: 1

代码说明:

用verilog写的,基于查表法实现的LOG10运算器,在Altera FPGA中应用。-It is a verilog design of LOG10 calculation unit, which is based on LUT arithmatic. And it is applicated in Altera FPGA.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA字符显示VHDL程序 可以直接用于工程的设计与开发
    VGA字符显示VHDL程序 可以直接用于工程的设计与开发-VGA display characters can be directly used for VHDL design and development
    2022-01-24 18:21:47下载
    积分:1
  • led_test
    在Quartus II 上编程的基于FPGA的LED显示实验(Programming in the Quartus II LED display experiment based on FPGA )
    2013-08-13 08:55:45下载
    积分:1
  • jisuanqishijianxianshi
    基于FPGA编写一个时间显示,计数功能,年月显示的程序,(FPGA-based preparation of a time display, counting, years show program,)
    2011-08-30 16:00:48下载
    积分:1
  • 自适应均衡器
    自适应均衡器
    2023-05-01 16:30:08下载
    积分:1
  • sed1335
    design the connecter between dsp and sed12
    2008-08-09 20:36:13下载
    积分:1
  • coe
    自动计算fir滤波器系数的工具,不妨一试(Automatic calculation of filter coefficients fir tools, try)
    2009-04-11 17:20:49下载
    积分:1
  • TFT_CTRL_800_480_16bit
    文件用于驱动TFT屏,分辨率800*400,平台为quartus13,芯片为cycloneIV(The file is used to drive the TFT screen with a resolution of 800*400. The platform is quartus 13 and the chip is cyclone IV.)
    2019-04-12 09:22:29下载
    积分:1
  • chenxu
    电子时钟,可以显示四位,两位显示分钟,两位显示秒,可以用按键控制清零,以及加减数(Electronic clock, you can display four bit, two bit display minutes, the second display seconds, can be used to control the key to clear, and the addition of subtraction)
    2017-04-22 21:29:14下载
    积分:1
  • dma_hussam
    verilog code for dma
    2021-04-24 19:09:04下载
    积分:1
  • AXI-HP-PDMAPGIC
    本文参考了Xilinx 官方文档UG873,“System Design Using Processing System High Performance Slave Port”。主要实现了PL 中AXI CDMA IP 与PS 部分HP64bit 从接口集成。 本例中AXI CDMA 部分扮演主机,从PS 部分DDR 系统内存中源缓冲区拷贝一列数据到目 的缓冲区。可以分别采用裸机工程和基于Linux 的应用软件来实现功能。(This reference to the official document Xilinx UG873, " System Design Using Processing System High Performance Slave Port" . The main achievement of the PL in AXI CDMA IP interface integration with PS part HP64bit. In this example AXI CDMA part to play host, a copy of a column of data into the destination buffer section PS source DDR system memory buffer. Can respectively bare engineering and Linux-based applications to achieve functional.)
    2014-12-23 10:27:24下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载