-
SRAM6bit
sram 6bit仿真模型,verilog编写(sram 6bit simulation model, verilog prepared)
- 2021-03-16 13:59:22下载
- 积分:1
-
pex8311代码实现
pex8311代码实现 altera的fpga 代码编程 实现本地读写 pex8311_test
- 2022-01-28 06:56:26下载
- 积分:1
-
ug948-design-files
Xilinx Sysgen User Guide
- 2018-10-14 21:54:22下载
- 积分:1
-
math_real
in this code very useful for designing real number concept
- 2013-11-19 19:54:40下载
- 积分:1
-
基于nios ii 驱动altera de1开发板上的lcd和ps2鼠标模块工程
基于nios ii 驱动altera de1开发板上的lcd和ps2鼠标模块工程-based on the nios ii drive the lcd and ps2 module of altera de1 develop board
- 2022-03-12 01:14:50下载
- 积分:1
-
Xcell1
W elcome to X CELL, the new
Xilinx customer newsletter.
By sending us your development
system registration card you automatically
became n charter subscriber
to this quarterly publication. It is our
intent to make this an informative,
easy to read, responsive and-hopefully-
interactive newsletter. We
want to supply you with early and
correct information, tell you about
the status of our products and about
our plans, about bugs and their workarounds,
give you applications ideas
and convey to you some of the en thusiasm
that we feel for our Programmable
Gate Arrays.
If you have questions or suggestions,
please send them to me. II Letters
to the Editor make a newsletter
more lively.
Peter Alfke, Editor
- 2014-12-25 01:07:59下载
- 积分:1
-
Great guide for writing VHDL
Great guide for writing VHDL
- 2023-05-21 15:20:03下载
- 积分:1
-
基于Verilog 的电子日历与电子时钟程序,可以进行调日期、星期、时间的分钟与小时,通过几种模式来显示日历与时间。...
基于Verilog 的电子日历与电子时钟程序,可以进行调日期、星期、时间的分钟与小时,通过几种模式来显示日历与时间。-Verilog-based electronic calendar and e-clock procedures, can be adjusted date, week, time of minutes and hours, through several models to display a calendar and time.
- 2022-02-02 07:03:46下载
- 积分:1
-
SystemVerilog_For_Design_Springer_2nd_Ed_2006
SystemVerilog For Design (Springer-2nd_Ed-2006)
- 2009-10-08 02:57:28下载
- 积分:1
-
stap_steering
这个verilong代码实现的功能是radar processing的功能。(This verilong code function is radar processing functions.)
- 2015-07-21 00:59:39下载
- 积分:1