登录
首页 » VHDL » 11 阶FIR 数字滤波器,verolog描述,通过modelsim 6.0 仿真,Quartue综合...

11 阶FIR 数字滤波器,verolog描述,通过modelsim 6.0 仿真,Quartue综合...

于 2022-10-31 发布 文件大小:960.00 B
0 104
下载积分: 2 下载次数: 1

代码说明:

11 阶FIR 数字滤波器,verolog描述,通过modelsim 6.0 仿真,Quartue综合-11-order FIR digital filter, verolog description, modelsim 6.0 through simulation, Quartue integrated

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 04_led_test
    FPGA控制外边led,并实现跑马灯等多种效果,用户可以自行控制(FPGA control outside led)
    2020-06-16 09:40:02下载
    积分:1
  • Automatic-washing-machine-controller
    全自动洗衣机的控制器。 1.洗衣机的工作步骤为洗衣、漂洗和脱水三个过程,工作时间分别为:洗涤10秒,漂洗5秒,脱水5秒; 2.用一个按键实现洗衣程序的手动选择:A、单洗涤;B、单漂洗;C、单脱水;D、漂洗和脱水;E、洗涤、漂洗和脱水全过程; 3.用显示器件显示洗衣机的工作状态(洗衣、漂洗和脱水),并倒计时显示每个状态的工作时间,全部过程结束后,应提示使用者; 4.用一个按键实现暂停洗衣和继续洗衣的控制,暂停后继续洗衣应回到暂停之前保留的状态; (Automatic washing machine controller. 1 washing machine work steps for the laundry, rinsing and dehydration three processes, working hours are as follows: washed for 10 seconds, rinse for 5 seconds, dehydrated five seconds 2 with a button to manually select the program to achieve laundry: A, single-washing B, single rinse C, a single dehydration D, rinsing and dehydration E, washing, rinsing and dehydration the whole process 3 with a display device display the working status of washing machine (laundry, rinsing and dehydration), and each state countdown show working hours, after the whole process should prompt the user 4 laundry with a button to pause and continue control of laundry, laundry should be back after a pause pause before continuing to retain the state )
    2020-11-11 16:29:44下载
    积分:1
  • LCD12864(st7920)
    整理的网上关于LCD12864(ST7920控制器)的串并口程序,已在stc89c52rd+11.0592MHz的情况下测试通过(Finishing line on LCD12864 (ST7920 controller) serial and parallel programs, in the case of stc89c52rd+11.0592 MHz test)
    2020-09-13 08:48:00下载
    积分:1
  • protel中fpga封装库3,非常难找的
    protel中fpga封装库3,非常难找的-protel library in fpga package three, very difficult to find the
    2022-10-21 01:55:03下载
    积分:1
  • OFDM信道估计的LS算法的FPGA实现
    本程序用于实现OFDM信道估计的LS算法的硬件仿真,基于FPGA开发的VHDL编写,给出了各模块的仿真波形图,供大家交流参考。
    2023-02-25 09:55:04下载
    积分:1
  • 使用VHDL实现锁相环,是个学习VHDL的好例子,与众分享
    使用VHDL实现锁相环,是个学习VHDL的好例子,与众分享-PLL using VHDL, VHDL is learning a good example, sharing with the public
    2023-08-12 00:15:02下载
    积分:1
  • BBTHG_II_t_x
    KDP晶体二倍频与三倍频;基于耦合波方程组;已于实验结果校核 (Sum Frequency in KDP)
    2021-03-16 11:39:21下载
    积分:1
  • ad7606
    ADC7606的驱动代码,采用verilog实现(ADC7606 driver code, using Verilog to achieve)
    2021-03-30 09:39:10下载
    积分:1
  • 本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。...
    本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。-this document unpacked clock_time.vhd maxplusII use programming environment, the time for completion seconds timing, Hutchison, the set-up time seconds, sound, light, alarm functions.
    2022-07-03 03:02:23下载
    积分:1
  • LCD1602
    通过编写verilog语言完成数据的在液晶LCD1602显示(By writing verilog language to complete the data displayed on the LCD LCD1602)
    2013-08-04 13:12:05下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载