-
jitter_eliminate
verilog描述的实用消抖电路,采用三个D触发器和一个JK触发器。使用emacs编写源文件,iverilog仿真通过,内有png仿真图像截屏(verilog description of the practical elimination shake circuit, using three D flip-flop and a JK flip-flop. Prepared source files using the emacs , iverilog simulation adopted, within the simulation images png screenshots)
- 2009-11-24 15:51:44下载
- 积分:1
-
eetop.cn_dds
基于verilog的DDS设计,内附代码,仿真环境等说明(the DDS design based on verilog)
- 2015-07-14 08:20:51下载
- 积分:1
-
HARRIS 角点检测算法
HARIS角点检测Harris角点检测HARRIS CORENR探测器
- 2023-01-31 13:30:04下载
- 积分:1
-
VHDL数字系统设计和工程实践2,包含原理,真值表和原理图,以及VHDL源代码....
VHDL数字系统设计和工程实践2,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice, one that contains principles, truth table and schematic, as well as VHDL source code.
- 2022-08-10 05:59:32下载
- 积分:1
-
DE2_115_CAMERA
实现DE2_115开发板上配套的500万像素cmos摄像头捕捉到的画面显示在VGA上(DE2_115 development board supporting 5,000,000 pixels cmos camera to capture the screen display in VGA)
- 2020-07-09 19:08:55下载
- 积分:1
-
该PPT是一个内部教学资料,想学习EDA技术的朋友可以看看这个教学资料。...
该PPT是一个内部教学资料,想学习EDA技术的朋友可以看看这个教学资料。-The PPT is an internal teaching materials, want to learn EDA technologies friends can look at the teaching and learning materials.
- 2023-08-07 00:15:05下载
- 积分:1
-
cpu110
基本功能的cpu,自定义内存内容~了解CPU运作原理~(design of cpu,VHDL environment~)
- 2016-04-25 10:13:26下载
- 积分:1
-
Can be directly downloaded to the chip used in the complete UART with FIFO proce...
可以直接下载到芯片用的带有FIFO的完全UART程序,vhdl语言编写。-Can be directly downloaded to the chip used in the complete UART with FIFO procedures, vhdl language.
- 2022-05-23 23:16:30下载
- 积分:1
-
line_four
利用verilog HDL逐点比较法实现直线和圆弧插补(Use verilog HDL by-point comparison method to achieve linear and circular interpolation)
- 2020-12-01 14:59:27下载
- 积分:1
-
DE2_SD_Card_Audio
FPGA开发,DE2开发板上实现,从SD卡读出MP3文件并播放,(即是开发一个简单的MP3播放器)(FPGA development, DE2 development board realize, from the SD card to read out and play MP3 files, (that is, the development of a simple MP3 player))
- 2020-11-28 21:49:28下载
- 积分:1