登录
首页 » VHDL » VGA altera detailed description of the official routine Verilog code for a very...

VGA altera detailed description of the official routine Verilog code for a very...

于 2022-08-21 发布 文件大小:720.14 kB
0 40
下载积分: 2 下载次数: 1

代码说明:

详细介绍了VGA官方例程Verilog代码,非常好很实用

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 加法器
    说明:  4位加法器,4位数字相加及进位功能的实现,主要利用Verilog语言实现,简单轻松,且代码量少(a adder which can realize 4 bit numbers adding)
    2020-10-31 11:05:41下载
    积分:1
  • 13键键盘的VHDL顶层文件,我是初学着,希望对初学者有用...
    13键键盘的VHDL顶层文件,我是初学着,希望对初学者有用-13 key keyboard VHDL top-level document, I was a novice with the hope that useful for beginners
    2022-03-04 05:06:34下载
    积分:1
  • ADC-Parameter
    外部ADC采集数据,存为数组文件。通过程序读入,然后即可求出ADC的SNR、SINAD、THD、ENOB等。(External ADC data collection, stored as an array of documents. Read through the program, then the ADC SNR, SINAD, THD, ENOB can be calculated.)
    2021-03-15 21:39:22下载
    积分:1
  • FULL-FPGA-SCH
    包括Cyclone II EP2C20 原理图.CycloneII开发板原理图fpga.EP1C3T144 FPGA develop board manual.EP1C6Q240C6开发板原理图.EP2C8开发板原理图.EPM1270F256C5 MAX_II_board_schematics.SF-EP1V2+FPGA开发板原理图.XC3S400红色飓风开发板原理图.红色飓风II代开发板原理图2.(Including the Cyclone II EP2C20 schematic . CycloneII development board schematics fpga.EP1C3T144FPGA develop board manual.EP1C6Q240C6 development board schematic . EP2C8development board schematics . EPM1270F256C5MAX_II_board_schematics.SF-EP1V2+FPGA development board schematic . XC3S400red hurricane development board schematics. Red hurricane II development board schematic diagram2)
    2012-04-28 15:47:07下载
    积分:1
  • 收集了目前关于FPGA设计的论坛,大家如果有什么疑问,可以到这些论坛上求助。...
    收集了目前关于FPGA设计的论坛,大家如果有什么疑问,可以到这些论坛上求助。-The collection of the current design of the forum on the FPGA, there is little doubt if the U.S. can go to for help on these forums.
    2023-07-21 21:55:02下载
    积分:1
  • 本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。
    this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-06-27 01:31:46下载
    积分:1
  • shouhuoji.vhd
    自动售货机程序(Vending machine procedures)
    2008-04-05 22:08:58下载
    积分:1
  • 一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的DDR控制器程序!...
    一个使用VHDL设计的具有强大功能的32位CPU,这个文件包含了与之配套的DDR控制器程序!-A VHDL design with the use of powerful 32-bit CPU, this document contains a complete set of DDR controller program!
    2023-08-19 21:45:03下载
    积分:1
  • 实现一个简单的电子钟,时间(小时,分,秒)可以设置…
    实现一个简单的电子钟,其时间(时,分,秒)可以设置和更改,设置和更改的同时不会影响其他显示的变化(相互独立)。-achieve a simple electronic bell, the time (hours, minutes and seconds) can set and change, Settings and change will not affect the other shows the change (independent).
    2022-04-07 20:02:24下载
    积分:1
  • 16b20b_Encoder
    16b20b encoder and decoder
    2013-02-04 13:24:46下载
    积分:1
  • 696522资源总数
  • 104047会员总数
  • 21今日下载