登录
首页 » VHDL » verilog motor control

verilog motor control

于 2022-09-01 发布 文件大小:1,018.60 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

verilog motor control

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart
    使用FPGA实现UART收发。支持多种波特率。(Using FPGA to achieve UART transceiver.)
    2020-11-07 15:29:50下载
    积分:1
  • lab_instructions3
    The objective of the labs today is to give you a basic understanding of FPGA design and enough experience to begin your own FPGA design with the ISE 10.1 tools and the Xilinx Spartan-3A DSP 1800A Starter Kit.
    2010-12-31 17:16:42下载
    积分:1
  • marquee
    Multisim11下8051跑马灯仿真。(The 8051 Marquee under Multisim11 simulation.)
    2012-11-07 23:12:12下载
    积分:1
  • fpga
    FPGA代码,包含地址译码模块、16位锁存器、AD片选、死区及滤除窄脉冲、过流和短路保护、解除脉冲封锁模块、PWM模块、PWM选择 (FPGA code, including the address decoder module 16 latches, AD chip select, filter out the dead and narrow pulse, overcurrent and short circuit protection, lifting the blockade pulse module, PWM module, PWM selection)
    2015-11-18 10:47:22下载
    积分:1
  • relay_test
    Simple relay trigger
    2015-01-28 12:16:35下载
    积分:1
  • FPGA-based--DC-speed-controller
    针对某船舶模型定位系统中调速电机,以FPGA(现场可编程门阵列)为控制器,采用数字比例积分调节器实现电机的速度控制算法,设计出数字化调速控制器(Positioning system for a ship model in the motor speed, the FPGA (field programmable gate array) for the controllers, proportional integral regulator with digital speed of the motor control algorithm, designed digital speed controller)
    2011-05-17 15:50:57下载
    积分:1
  • 一个可用的很不错的DDS 频率合成程序,用VHDL语言编写
    一个可用的很不错的DDS 频率合成程序,用VHDL语言编写-Available is a good DDS frequency synthesis procedures, using VHDL language
    2022-11-29 23:55:03下载
    积分:1
  • VGA
    本科毕业设计,简易逻辑分析仪,重点在于用CPLD搭建显卡,输出VGA信号驱动显示器显示逻辑波形(A design for LA,use cpld to generate VGA signals.)
    2014-04-28 11:22:01下载
    积分:1
  • 业界标准的Verilog语法格式
    verilog标准语法,还有很多的样例参考,学习的好资料。(Verilog standard grammar, there are many examples for reference, good learning materials.)
    2020-06-15 22:50:02下载
    积分:1
  • New FPGA
    基于FPGA的新型数据位同步时钟提取(CDR)实现方法-New FPGA-based data bit sync clock extraction (CDR) method
    2023-03-23 03:30:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载