-
AD9226
FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性(FPGA control AG9226 to sample the code, and use signaltap to test the correctness of the demo.)
- 2020-12-19 17:19:09下载
- 积分:1
-
基于FPGA的六路抢答器
设计一个可供6组参赛选手使用的抢答器,具体要求如下:1) 可容纳6组参赛者的数字智能抢答器,每组设置一个抢答按钮供抢答者使用;2) 电路具有第一抢答信号的鉴别和锁存功能;3) 设置计分电路4) 设置犯规电路。顶层设计使用图形模块连线搭建,顶层功能模快均使用VHDL语言编写
- 2023-01-01 02:30:03下载
- 积分:1
-
fifoi
基于Xilinx Vertex2的可综合的2048x10位的读写可控制FIFO模块源代码,深度可控(Based on the Xilinx Vertex2 can be integrated 2048x10-bit read and write can control the FIFO module source code, the depth of controllable)
- 2008-12-19 00:17:51下载
- 积分:1
-
出租车自动计费系统,功能完善,方便快捷,十分好用
出租车自动计费系统,功能完善,方便快捷,十分好用-taxi
- 2022-12-31 16:00:05下载
- 积分:1
-
Digital stopwatch in the stopwatch with start, reset, suspend, suspended after t...
数字跑表
该跑表具有启动、复位、暂停、暂停后继续计时等功能
能显示的秒计数时间精确到小数点后第二位,即能显示**.**s
按钮设置防抖-Digital stopwatch in the stopwatch with start, reset, suspend, suspended after the time and other functions can show the seconds counting time accurate to the second place after the decimal point, that can show**.** s Anti-Shake button settings
- 2022-01-21 20:07:05下载
- 积分:1
-
spi_controller
SPI控制器,基于VERILOG描述,分模块设计,共6个模块,时钟产生模块,移位模块,主模块,从模块,定义模块,顶层模块。(SPI controller, based on the VERILOG description, sub-module design, a total of six modules, clock generation module, shift module, main module, from the modules, custom module, top module.)
- 2021-05-13 13:30:02下载
- 积分:1
-
car
基于Xilinx公司的ISE软件开发的智能循迹避障小车的源代码,用Verilog语言,传感器有红外传感器以及超声波传感器(Xilinx' s ISE-based software development intelligent car tracking avoidance source code, using Verilog language, the sensor has an infrared sensor and ultrasonic sensors)
- 2015-03-21 18:06:18下载
- 积分:1
-
frequence1
基于FPGA的等精度数字频率计,包含FPGA和单片机通信程序,解释非常详细。经过调试成功。(FPGA-based Precision Digital frequency meter, including FPGA and MCU communication program, explained in great detail. After successful commissioning.)
- 2020-10-30 20:29:56下载
- 积分:1
-
My-Simple-Specturm--Analyzer
基于LabVIEW FPGA的频谱估计与分析(the power spectrum estimation and analysis based on LabVIEW FPGA)
- 2013-11-13 08:45:40下载
- 积分:1
-
使用VHDL语言编程,烧录在芯片运行的倒数5秒响4声短铃最后一声长音的数字钟...
使用VHDL语言编程,烧录在芯片运行的倒数5秒响4声短铃最后一声长音的数字钟-The use of VHDL language programming, burn in the chip to run the last 5 seconds short bell ring 4 final say sound a long tone of digital clock
- 2022-06-20 16:23:08下载
- 积分:1