登录
首页 » VHDL » Xilinx CPLD源代码,使用XC9500系列CPLD,驱动液晶

Xilinx CPLD源代码,使用XC9500系列CPLD,驱动液晶

于 2023-03-07 发布 文件大小:70.05 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

Xilinx CPLD源代码,使用XC9500系列CPLD,驱动液晶-Xilinx CPLD source code, use the XC9500 series CPLD, LCD Driver

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Three-Pulse-VSR-
    对三相电压型逆变器的数学模型进行了详细的数学推导,简单容易理解(Three-phase voltage inverter for the mathematical model of a detailed mathematical derivation is simple and easy to understand)
    2011-08-14 22:30:28下载
    积分:1
  • Interpolation-in-Digital-Modems
    Farrow 滤波器设计经典文章,作者是:FM.Gardner,farrow滤波器设计的始祖,经典值得推荐!(两篇文章)(Farrow filter design classic article, the author is: FM.Gardner, farrow filter design ancestor, classic worth recommending! (Two articles))
    2013-11-15 17:57:22下载
    积分:1
  • cordic
    cordic算法,实现加减乘除、幂次方、开方的运算(CORDIC algorithm implementation, power add, subtract, multiply and divide and square root operations)
    2020-06-29 14:00:01下载
    积分:1
  • xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。
    xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。-Xilinx FPGA to achieve the company
    2022-10-21 12:30:03下载
    积分:1
  • doorlock
    基于FPGA设计的电子密码锁是一个小型的数字系统,与普通机械锁相比,具有许多独特的优点:保密性好,防盗性强,可以不用钥匙,记住密码即可开锁等。(FPGA-based design of the electronic code lock is a small digital system. It has many unique advantages:good privacy and security , it do not need the key but remember password to unlock, and so on while it compare to ordinary mechanical locks.)
    2013-12-25 21:24:41下载
    积分:1
  • util_gmii_to_rgmii
    说明:  rgmii代码编写,实现rgmii接口功能,可进行参考设计(The rgmii code is written to realize the function of rgmii interface, which can be used for reference design)
    2021-03-18 10:19:20下载
    积分:1
  • Cordic_matlab
    实现自然对数运算的cordic算法的matlab浮点仿真,以及针对FPGA硬件平台的定点仿真测试(Achieve natural logarithm of cordic algorithm matlab floating point emulation, and FPGA hardware platform for fixed-point simulation testing)
    2013-11-01 15:10:09下载
    积分:1
  • TimingController
    能够实现 LCD时序驱动,通常cpu送出的信号为data bus信号,液晶屏幕并不能正常显示,需要lcd driver(LCD timing controller, usually cpu send out the data bus signal, so the lcd driver can t display normally, need the driver)
    2011-02-15 21:05:08下载
    积分:1
  • 加法器的VHDL实现
    本资源包括了加法器的VHDL代码实现,供大家学习。
    2022-11-01 21:40:03下载
    积分:1
  • LIP4210CORE_SDIO
    SDIO Verilog Sourcw code
    2021-04-29 12:58:43下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载