-
VHDL Storage/counter design
vhdl寄存/计数器设计-VHDL Storage/counter design
- 2022-01-26 02:37:06下载
- 积分:1
-
rs_decode_31
RS码的FPGA编码文件,QUARTUS工程(The RS codes FPGA encoded file, QUARTUS engineering)
- 2013-03-11 19:21:46下载
- 积分:1
-
The full version of the multiplier. I believe there is not a small improvement f...
完整版的乘法器.相信对初学者有不小的提高-The full version of the multiplier. I believe there is not a small improvement for beginners
- 2022-12-06 15:10:03下载
- 积分:1
-
electric-8.08
The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including:
* Custom IC layout
* Schematic Capture (digital and analog)
* Textual Languages such as VHDL and Verilog
(The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including:* Custom IC layout* Schematic Capture (digital and analog)* Textual Languages such as VHDL and Verilog)
- 2009-01-09 20:01:17下载
- 积分:1
-
本教程介绍了如何与IO设备在DE2板和H.
This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.-This tutorial explains how to communicate with IO devices on the DE2 Board and how to deal with interrupts using C and the Altera Monitor Program. Two example programs are given that diplay the state of the toggle switches on the red LEDs. The fi rst program uses the programmed I/O approach and the second program uses interrupts.
- 2022-01-31 07:25:53下载
- 积分:1
-
39736216MyDspToolbox
使用Matlab Gui实现的数字信号处理常用算法,包括卷积,FFT,FIRIIR数字滤波器设计,最佳滤波器,自适应滤波,卡尔曼滤波等
- 2012-05-01 11:59:57下载
- 积分:1
-
Altera-FPGA_CPLD-design-Advanced
《Altera FPGA_CPLD设计 高级篇》详细介绍FPGA应用于高级特性,LogicLock设计,时序约束,设计优化,高级工具及系统级设计技术,是深入学习FPGA的重要材料(" Altera FPGA_CPLD advanced part design" details FPGA used in advanced features, LogicLock design, timing constraints, design optimization, system-level design tools and advanced technology, in-depth study is an important material for FPGA)
- 2017-03-08 19:47:32下载
- 积分:1
-
ISARCSSim_dr
基于CS的一维距离像(HRRP)及FFT成像对比(CS-based HRRP and FFT HRRP)
- 2021-01-13 19:58:49下载
- 积分:1
-
axi_lite_user
axi_lite_user官方样例,精简功能,适用于zynq系列axi总线(Axi_lite_user official sample, streamline function, apply to zynq series Axi bus)
- 2017-07-24 16:43:22下载
- 积分:1
-
BMD_PCIE
自己根据xapp1052修改的源代码,已经编译成功,并应用在开发板上。(According xapp1052 own modified source code has been successfully compiled and used in the development board.)
- 2015-10-19 08:10:20下载
- 积分:1