-
pll
fpga配置锁相环完整程序,使用quartus IP核,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
- 2020-06-20 17:00:01下载
- 积分:1
-
sdcard_mass_storage_controller
A host controlled ot control sd cards
- 2021-04-29 13:58:43下载
- 积分:1
-
Verilog
verilog编程语言的讲解,有电子科技大学出版(verilog programming language to explain, there is the University of Electronic Science and Technology Publishing)
- 2013-08-14 09:21:43下载
- 积分:1
-
ug948-design-files
Xilinx Sysgen User Guide
- 2018-10-14 21:54:22下载
- 积分:1
-
test1
利用matlab,对偏振控制器进行仿真,最终在邦加球上进行显示(Using matlab, simulation of the polarization controller eventually be displayed on the Poincare Sphere)
- 2013-04-07 10:42:15下载
- 积分:1
-
ModelSim.SE.v6.0-ROR
modelsim crack versin 6
- 2009-04-30 02:23:21下载
- 积分:1
-
基于FPGA的六路抢答器
设计一个可供6组参赛选手使用的抢答器,具体要求如下:1) 可容纳6组参赛者的数字智能抢答器,每组设置一个抢答按钮供抢答者使用;2) 电路具有第一抢答信号的鉴别和锁存功能;3) 设置计分电路4) 设置犯规电路。顶层设计使用图形模块连线搭建,顶层功能模快均使用VHDL语言编写
- 2023-01-01 02:30:03下载
- 积分:1
-
用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....
用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.
- 2022-06-17 10:57:04下载
- 积分:1
-
qpsk
QFSK的调制与解调,用C写的主程序,汇编写的调制与解调的子程序(QFSK the modulation and demodulation, with the main program in C, compile writing, the modulation and demodulation of the Subprogram)
- 2020-07-01 19:20:02下载
- 积分:1
-
count4
这是一个基于Quartus2 开发环境的4输入加法器( 4adder basic on Quartus2)
- 2013-08-04 09:45:07下载
- 积分:1