登录
首页 » Verilog » 使用H57V2562GTR实现的SDRAM代码

使用H57V2562GTR实现的SDRAM代码

于 2022-09-07 发布 文件大小:10.05 MB
0 98
下载积分: 2 下载次数: 1

代码说明:

使用verilog语言编写的SDRAM读写程序,设置为突发读、突发写、全页读写模式。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • apb2ahb
    verilog code for apb to ahb convert
    2021-01-05 03:38:55下载
    积分:1
  • uart
    UART功能,可以增加在NIOS2內,主要來做外部Flash的擦除及寫入,需搭配上位機傳輸字串來控制(UART function, can increase the NIOS2, the main external Flash to do the erase and write, to be a string with the host computer to control the transmission)
    2011-08-25 09:32:35下载
    积分:1
  • c_fir_ppt
    C语言写得FIR滤波器代码,简单实用,是学习滤波器设计的好材料,附带PPT滤波器设计说明(C language written FIR filter code, simple and practical, is a good learning materials of filter design, with PPT filter design )
    2020-07-04 03:00:02下载
    积分:1
  • CORDIC_vhdl
    基于VHDL语言的CORDIC算法实现,用于计算sin(x),cos(x)等,实测可用(Based on VHDL CORDIC algorithm, used to calculate sin (x), cos (x), etc., the measured available)
    2020-11-27 22:19:31下载
    积分:1
  • picorv32-master
    PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller. Tools (gcc, binutils, etc..) can be obtained via the RISC-V Website. The examples bundled with PicoRV32 expect various RV32 toolchains to be installed in /opt/riscv32i[m][c]. See the build instructions below for details.
    2020-06-24 21:40:01下载
    积分:1
  • Crazy_FPGA_Examples
    crazy bingo 韩彬将要出版的新书《FPGA设计技巧与案例开发详解》中的所有配套例程源码,主要涉及视频开发方向。(All the supporting source code routines crazy bingo Han Bin will be published book FPGA design techniques and case development explain in the video, mainly relates to the development direction of.)
    2020-10-19 18:47:25下载
    积分:1
  • Asqare
    用fpga实现的连连看游戏,功能还不完善,不过可以借鉴。(Realize with FPGA Lianliankan game, function is not perfect, but can be used for reference.)
    2012-08-27 18:39:59下载
    积分:1
  • FPGA NIOS II W5500
    Altera FPGA  NIOS II 通过W5500芯片完成网络TCP/IP通讯。
    2022-08-10 04:58:17下载
    积分:1
  • shuzishizhong
    这是基于verilog hdl的数字时钟源代码,能够实现时分秒的计时,可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
    2013-12-10 22:21:55下载
    积分:1
  • 串口接收模块 Verilog serial port receiver module
    串口接收模块 Verilog serial port receiver module,包含bps产生模块,电平检测模块和控制模块
    2022-02-11 18:20:17下载
    积分:1
  • 696518资源总数
  • 105578会员总数
  • 20今日下载