hssdrc IP核的可配置的通用SDRAM控制器的自适应银行…
于 2022-09-20 发布
文件大小:414.70 kB
0 148
下载积分: 2
下载次数: 1
代码说明：
HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License
下载说明：请别用迅雷下载，失败请重下，重下不扣分！
发表评论
