登录
首页 » VHDL » 信号完整性,设计FPGA的基础

信号完整性,设计FPGA的基础

于 2022-09-25 发布 文件大小:479.20 kB
0 101
下载积分: 2 下载次数: 1

代码说明:

信号完整性,设计FPGA的基础-signal integrity, design based FPGA

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CAN驱动器-MCP2515-接口程序-Verilog
    CAN驱动器MCP2515驱动,verilog编写,实测可用(CAN driver MCP2515 driver, Verilog written, measured available)
    2020-12-28 15:29:02下载
    积分:1
  • FPGA to do VGA communication details, I am looking for a long time before starti...
    FPGA做VGA通讯的详细资料,我找了很久才收集起的,很有用,可供初学者学习实用-FPGA to do VGA communication details, I am looking for a long time before starting the collection, very useful for beginners to learn practical
    2023-03-10 18:55:03下载
    积分:1
  • tb_modular
    说明:  Matlab to hdl code for Least_square testbench
    2020-06-17 12:20:02下载
    积分:1
  • uart(可综合)
    说明:  【实例简介】用Verilog实现uart串口协议,波特率可选9600、19200、38400、115200。8位数据为,1位校验位,1位停止位。 【实例截图】 【核心代码】核心代码包括TX,RX,Baud,FIFO([example introduction] UART serial port protocol is implemented with Verilog, and the baud rate can be 9600, 19200, 38400, 115200. 8-bit data, 1 bit check bit, 1 stop bit. [example screenshot] [core code] the core code includes TX, Rx, baud and FIFO)
    2020-12-08 16:00:16下载
    积分:1
  • FFT处理器,FPGA的设计,适用于信号处理技术参考…
    FFT处理器的FPGA设计方法,适合做信号处理的技术人员参考,用FPGA实现-FFT processor, FPGA design, suitable for signal processing technology for reference, using FPGA to achieve
    2022-12-05 04:55:03下载
    积分:1
  • 自动打铃系统 附带时钟 定时打铃 整点打铃
    自动打铃系统 附带时钟 定时打铃 整点打铃-Auto-play Ling System
    2022-08-26 11:38:33下载
    积分:1
  • FPGA-implementation
    重点介绍了双线性插值算法和该方法的F P GA硬件实现 方法, 包括图像数据缓冲单元、 插值系数生成单元以及插值计算单元等。(Highlights the bilinear interpolation algorithm and the method of F P GA hardware The method includes an image data buffer unit, the interpolation coefficient generating unit and an interpolation computing unit and the like.)
    2021-05-14 18:30:02下载
    积分:1
  • fullbridge_double_frequency
    建立了单相的PWM整流器电路闭环控制的仿真模型。版本R2007(The simulation model of the closed-loop control of single-phase PWM rectifier circuit. Version R2007)
    2021-02-02 09:10:00下载
    积分:1
  • 8 位 CPU vhdl实现(含全部源代码)
    说明:  这是8位CPU的CVDL代码。CPU 的主要功能是执行指令,控制完成计算机的各项操作,包括运算操作、传送操作、输入/输出操作等。作为模型计算机设计,将重点放在寄存器级,采取较简单的组成模式,以尽量简洁的设计帮助学生掌握CPU 的基本原理。 此次设计CPU就是为了了解CPU运行的原理,从而完成从指令系统到CPU的设计,并且通过仿真对CPU设计进行正确性评定。(The main function of CPU is to execute instructions, control and complete various operations of computer, including operation, transfer operation, input / output operation, etc. As a model computer design, it focuses on register level and adopts a simpler composition mode to help students master the basic principles of CPU with a concise design as far as possible. This design of CPU is to understand the principle of CPU operation, so as to complete the design from instruction system to CPU, and evaluate the correctness of CPU design through simulation.)
    2020-12-09 15:49:20下载
    积分:1
  • 本书是一本Verilog语言设计和综合手册,对学习Verilog语言有很大作用,值得阅读....
    本书是一本Verilog语言设计和综合手册,对学习Verilog语言有很大作用,值得阅读.
    2023-03-07 07:25:03下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载