登录
首页 » VHDL » FPGA7人表决器

FPGA7人表决器

于 2022-10-01 发布 文件大小:234.80 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

–ABCDE五路输入表示五人的选择,同意为1,不同意为0,以开关形式实现 –有半数以上同意绿灯亮,否则红灯亮。即分别对应输出Y、R为1或0 –参考仿真结果图:10ns|20ns|30ns|40ns|50ns

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 系统设计
    基于数码管独立显示和三色灯的交通指示系统设计(Design of Traffic Indicator System Based on Digital Tube Independent Display and Tri-color Lamp)
    2020-06-21 02:00:01下载
    积分:1
  • costas_DPSK
    采用costas环进行DPSK解调的程序。输入数据速率2.4Kbps,载波频率12KHz,采样率1.6MHz, 输入数据位宽12位,快捕带为799.617Hz(Costas ring using DPSK demodulation process. Input data rate 2.4Kbps, carrier frequency 12KHz, sampling rate 1.6MHz, the input data 12 bits wide, fast catching band is 799.617Hz)
    2014-06-09 21:50:42下载
    积分:1
  • 这是一个测试键盘的代码
    this a test keyboard code -this is a test keyboard code
    2022-02-04 00:32:23下载
    积分:1
  • 整个工程代码
    说明:  掌握SDRAM数据读写、刷新、初始化以及FPGA串口收发时序,熟练FIFO IP核的生成和调用。(Master SDRAM data read and write, refresh, initialization and the timing of sending and receiving of the serial port of the FPGA, skilled in the generation and invocation of the FIFO IP core.)
    2019-01-21 17:21:27下载
    积分:1
  • count16
    制作16位流水灯,实现LED模块对于拨杆0和1的识别(Making 16-bit pipeline lamp to realize the recognition of dial rod 0 and 1 by LED module)
    2020-06-24 01:20:02下载
    积分:1
  • add16
    designing of 16 bit adder using 4 bit adder using verilog code
    2012-09-10 14:40:32下载
    积分:1
  • 系统设计
    说明:  基于PCF8591数模转换和DDS技术的信号发生器系统设计(Design of Signal Generator System Based on PCF8591 Digital-to-Analog Conversion and DDS Technology)
    2020-06-21 02:20:01下载
    积分:1
  • UART_real_time_clock
    This is an UART real time clock
    2009-06-07 01:21:41下载
    积分:1
  • spi
    SPI的Verilog实现(非常的全面和详细,还带有SPI算法的注解)(SPI in Verilog implementation (a very comprehensive and detailed, but also with the SPI algorithm annotation))
    2011-06-30 11:21:04下载
    积分:1
  • just division the clock into 2
    just division the clock into 2
    2022-01-26 05:48:15下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载