登录
首页 » VHDL » maxplus2为开发环境 vhdl编写的自由 计数器 程序

maxplus2为开发环境 vhdl编写的自由 计数器 程序

于 2022-10-02 发布 文件大小:12.35 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

maxplus2为开发环境 vhdl编写的自由 计数器 程序-maxplus2 VHDL environment for the development of free counter preparation procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这个RAR文件包含有关FPGA和CPLD的呈现。
    This rar files contains the presentation about FPGA and CPLD .
    2022-07-13 06:31:38下载
    积分:1
  • Study the performance of state machine. Rar inspect the performance of state mac...
    状态机的性能考察.rar 状态机的性能考察.rar-Study the performance of state machine. Rar inspect the performance of state machine. Rar
    2023-04-13 19:15:04下载
    积分:1
  • shuzijishiqi
    基于VHDL的数字计时器,手动可控正计时和倒计时(含复位键和使能键)(VHDL-based digital timer and countdown timer being controlled manually (with the reset button and enable key))
    2016-12-05 19:57:07下载
    积分:1
  • capture-using-SCCB-and-FPGA
    利用SCCB和FPGA实现视频采集的论文,对相关开发人员具有很强的参考价值! (FPGA implementation using the SCCB and video collection of the papers, the relevant developer has a strong reference value ! )
    2013-09-29 15:37:52下载
    积分:1
  • Send-Program
    program send sms by sim900 module
    2012-08-08 18:25:11下载
    积分:1
  • 使用VHDL高级Turbo解码器
    在信息论中,Turbo码(最初在法国的Turbo码)是一类高性能的前向纠错(FEC)1993开发的代码,这是第一个实用的代码接近信道容量,以可靠的通信仍然是可能的给定一个特定的噪声水平的编码率的理论最大值。Turbo码中使用的3G移动通信和(太空)以及其他应用程序的设计师寻求在带宽或延迟受限的通信链路的数据损坏噪音的存在实现可靠的信息传输卫星通信。Turbo码与LDPC码是目前竞争,提供类似的性能。 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报
    2023-04-25 07:25:03下载
    积分:1
  • 硬件快速乘法
    应用背景对阵列的快速乘法的VHDL代码。作为主成分分析的项目的一部分,在FPGA。在可重构硬件平台实现的时候,该代码被开发,使矢量二进制乘法运算速度快。该程序可以在Xilinx Xise自如,可以在任何Xilinx FPGA编程。 ; ; ; ; ; ; ; ; ; ; ; ; ;关键技术该项目可开喜色从Xilinx。所有代码都是用VHDL和接收两个向量是mutliplied进行保存加法器加速增殖过程。最后的总和计算纹波进位加法器。操作数的长度是16位,结果是32位加一。
    2023-02-03 01:15:04下载
    积分:1
  • VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…
    VHDL is defined by IEEE Standard 1076, IEEE Standard VHDL Language Reference Manual (the VHDL LRM). The original standard was approved in 1987. IEEE procedures require that standards be periodically reviewed and either reaffirmed or revised. The VHDL standard was revised in 1993, 2000, and 2002. In each revision, new language features were added and some existing features enhanced. The aim in each revision was to improve the language as a tool for design and verification of digital systems. Since the 2002 revision, there have two parallel efforts to further develop the language. The first was the VHDL Procedural Interface (VHPI) Task Force, a subcommittee of the IEEE P1076 Working Group. The VHPI Task Force prepared an interim amendment to the standard, formally approved by IEEE in March 2007. The amendment is titled IEEE 1076c, Standard VHDL Language Reference Manual―Amendment 1: Procedural Language Application Interface.
    2023-05-31 06:40:03下载
    积分:1
  • 16QAM
    基于FPGA 16QAM解调verilog代码,(16QAMdemoluator veriliog)
    2021-02-23 23:49:39下载
    积分:1
  • 74-Hamming-code-encoder-and-decoder
    基于VHDL实现(7,4)汉明码的编码器和译码器(VHDL-based implementation (7,4) Hamming code encoder and decoder)
    2011-06-09 20:47:07下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载