登录
首页 » Verilog » fifo

fifo

于 2022-10-13 发布 文件大小:966.84 kB
0 98
下载积分: 2 下载次数: 1

代码说明:

同步fifo,本设计采用同步fifo方式,中间例化ram,实现同步fifo传输

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD9747的SPI接口及寄存器配置
    , verilog语言实现的高速DACAD9747的SPI接口及寄存器配置
    2022-06-29 16:02:30下载
    积分:1
  • __keyBoard
    vhdl编写的4X4键盘扫描程序,可以有效的消除抖动,并且提供蜂鸣器输出。(VHDL prepared 4X4 keyboard scanner, you can effectively eliminate jitter and provide buzzer output.)
    2007-10-24 09:11:11下载
    积分:1
  • GMSK
    高斯最小频移键控(Gaussian Filtered Minimum Shift Keying),这是GSM系统采用的调制方式。数字调制解调技术是数字蜂窝移动通信系统空中接口的重要组成部分。GMSK调制是在MSK(最小频移键控)调制器之前插入高斯低通预调制滤波器这样一种调制方式。GMSK提高了数字移动通信的频谱利用率和通信质量。(Gauss Filtered Minimum Shift Keying is a modulation method used in GSM system. Digital modem technology is an important part of air interface of digital cellular mobile communication system. GMSK modulation is a method of inserting a Gaussian low-pass pre-modulation filter before the MSK (minimum frequency shift keying) modulator. GMSK improves the spectrum utilization and communication quality of digital mobile communication.)
    2019-06-14 09:18:30下载
    积分:1
  • ram2fifo
    异步fifo实现,通过双口ram实现异步fifo(Asynchronous FIFO implementation, through dual port RAM to achieve asynchronous FIFO)
    2018-09-21 09:25:35下载
    积分:1
  • AHB_to_Wishbone_Verilog
    说明:  该源代码包是AHB总线到Wishbone总线的交接器,包括以下4个部分:RTL源代码,测试平台,软件测试程序,说明文档。(This source package is the AHB bus to Wishbone bus bridge(wrapper).It has the following 4 parts: RTL codes, testbench, software simulating files, help documents.)
    2021-01-22 14:48:40下载
    积分:1
  • Listingprogram1
    listing program clock
    2012-11-26 03:31:42下载
    积分:1
  • dot_product
    实现矩阵相乘,即点积运算,为VERILOG语言。可以根据自己的需要改变维数,采用了流水线的结构(Achieve matrix multiplication, ie dot product operations, for VERILOG language. You can change the dimension according to their needs, using a pipeline structure)
    2015-01-27 10:52:52下载
    积分:1
  • DEMO_CAM_LCD
    实现了从摄像头读取数据到液晶的显示,利用了cycloneV 和康欣的开发板资源(It realizes the display of reading data from camera to liquid crystal.)
    2019-07-05 15:25:36下载
    积分:1
  • 加减法器
    可实现两个4bit补码的加法及减法,有溢出提示(adder with overflow hint)
    2017-07-19 20:52:42下载
    积分:1
  • uart
    it contains pdf file which has vhdl program of uart (universal asynchoronus receiver and transmitter). which very simple and easy to understand
    2010-04-22 20:47:55下载
    积分:1
  • 696518资源总数
  • 105563会员总数
  • 11今日下载