登录
首页 » Verilog » 格雷码转二进制的Verilog程序

格雷码转二进制的Verilog程序

于 2022-10-16 发布 文件大小:1.67 kB
0 169
下载积分: 2 下载次数: 1

代码说明:

资源描述该代码通过采用Verilog语言中的for循环语句实现了格雷码转二进制代码的功能,不同于网上的代码是该代码进行了修正,通过了ModelSim仿真完全正确,可以用来作为for循环语句的学习

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LCD_test
    this a example for the LCD for altera FPGA cyclone ii EP2C8. implemented in verilog. tested using altera EP2C8 fpga
    2013-07-25 14:43:43下载
    积分:1
  • fpga_debounce_filter
    fpga debounce filter code in vhdl
    2009-10-02 18:48:22下载
    积分:1
  • UART_prj_ViHDL
    vhdl project at sbu uni in iran uart
    2010-05-08 16:18:37下载
    积分:1
  • Verilog
    说明:  基于FPGA的16QAM调制解调设计,以及仿真实现(Design of 16QAM Modulation and Demodulation Based on FPGA)
    2021-02-19 16:29:44下载
    积分:1
  • r80515
    r80515源代码,包含说明文档。FPGA验证通过(r80515 source code, including documentation. Verified by FPGA)
    2011-04-19 10:14:01下载
    积分:1
  • verilog HDL
    说明:  DS18B20温度模块,LCD1602显示(DS18B20 Temperature Module, LCD1602 Display)
    2020-09-04 15:08:06下载
    积分:1
  • 基于fpga的vga输出灰阶测试图片
    使用软件:quartus 2 13.0基于DE2_115实验板vga输出灰阶测试图片          
    2022-09-25 04:25:03下载
    积分:1
  • vibration-test-for-shafting-system
    轴系测试程序,多通道输入输出,实现时域、频域、轴心轨迹、瀑布图等功能。(Shafting test program, multi-channel input and output, to achieve time domain, frequency domain, orbit, waterfall and other functions.)
    2013-06-28 16:20:50下载
    积分:1
  • CPU
    运用vhdl硬件描述语言在quartus II开发环境下独立设计与实现了基于精简指令集的五级流水线CPU的设计与实现。该流水CPU包括:取指模块,译码模块,执行模块,访存模块,写回模块,寄存器组模块,控制相关检测模块,Forwarding模块。该CPU在TEC-CA实验平台上运行,并且通过Debugcontroller软件进行单步调试,实验表明,该流水线CPU消除了控制相关、数据相关和结构相关。(Using vhdl hardware description language development environment under quartus II design and implementation of an independent design and implementation of a five-stage pipeline RISC-based CPU' s. The water CPU include: fetch module, decoding module, execution modules, memory access module, the write-back module, the register set of modules, control relevant to the detection module, Forwarding module. The CPU in the TEC-CA experimental platforms, and single-step debugging through Debugcontroller software, experiments show that the pipelined CPU eliminates the control-related, data-related and structurally related.)
    2020-09-21 10:37:53下载
    积分:1
  • Booth2_final
    该文件是booth乘法器的verilog源代码,经过最终的仿真,可以直接运行(This file is booth multiplier verilog code, after the final simulation, can be directly run)
    2015-05-08 09:29:56下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载