-
后装饰垃圾呀缩车的推板油缸
后装饰垃圾呀缩车的推板油缸-Decorative trash after you push the board reduction of vehicle fuel tanks
- 2022-08-20 02:37:17下载
- 积分：1
-
LCD TTL signals into LVDS signals to switch programs, uses SN75LVDS81
液晶屏TTL信号转成LVDS信号的方案，使用SN75LVDS81-LCD TTL signals into LVDS signals to switch programs, uses SN75LVDS81
- 2022-10-19 08:00:02下载
- 积分：1
-
详细地说明了磁传感器在开发中的两种方案与电路原理。
详细地说明了磁传感器在开发中的两种方案与电路原理。-Detailed description of the magnetic sensors in the development of two programs with the circuit principle.
- 2023-08-20 19:50:04下载
- 积分：1
-
单端反激式开关电源具有结构简单、输入输出电气隔离、电压升／降范围宽、易于多路输出、可靠性高、造价低等优点，广泛应用于小功率场合。然而，由于漏感影响，反激变换器功
单端反激式开关电源具有结构简单、输入输出电气隔离、电压升／降范围宽、易于多路输出、可靠性高、造价低等优点，广泛应用于小功率场合。然而，由于漏感影响，反激变换器功率开关管关断时将引起电压尖峰，必须用钳位电路加以抑制。由于RCD钳位电路比有源钳位电路更简洁且易实现，因而在小功率变换场合RCD钳位更有实用价值。 -Single-ended flyback switching power supply with a simple structure, input and output electrical isolation, voltage up/down range, easy to multi-output, high reliability and low cost, widely used in low-power occasions. However, due to leakage effects flyback converter power switch off when the voltage spike caused by the need to be inhibited by clamping circuit. RCD clamp circuit as a result of active-clamp circuit than the more concise and easy to realize, and in low-power transform RCD clamp occasions more practical value.
- 2022-01-21 05:30:24下载
- 积分：1
-
This article: FPGA method used to simulate the high dynamic (Global Position Sys...
本文：采用了FPGA方法来模拟高动态(Global Position System GPS)信号源中的C／A码产生器。C／A码在GPS中实现分址、卫星信号粗捕和精码(P码)引导捕获起着重要的作用，通过硬件描述语言VERILOG在ISE中实现电路生成，采用MODELSIM、SYNPLIFY工具分别进行仿真和综合。-This article: FPGA method used to simulate the high dynamic (Global Position System GPS) signal source of the C/A code generator. C/A code in GPS to achieve sub-sites, the satellite signal capture coarse and fine code (P code) lead capture plays an important role, through hardware description language Verilog in ISE to achieve circuit to generate, using MODELSIM, SYNPLIFY simulation tools were and integrated.
- 2022-02-05 10:44:00下载
- 积分：1
-
能量表原理图库为Altium
energy meter ICs schematic library for altium
- 2022-07-02 22:20:04下载
- 积分：1
-
本文讲述了如何利用UDA１３４１进行音频信号的编解码。
本文讲述了如何利用UDA１３４１进行音频信号的编解码。-This paper explains how to use UDA1341 Audio signal for the codec.
- 2022-11-13 22:45:04下载
- 积分：1
-
基于SPCA5000的整套MP4方案，包括sch和pcb，protel 99格式
基于SPCA5000的整套MP4方案，包括sch和pcb，protel 99格式-MP4 package SPCA5000 based programs, including the sch and pcb, protel 99 format
- 2023-09-01 10:30:03下载
- 积分：1
-
设计一个可以顺计时和倒计时的秒表。要求计时的范围为00.0S~99.9S，用三位数码管显示，用三个发光二极管正确显示以下状态：倒计时状态、顺计时状态、待机状态...
设计一个可以顺计时和倒计时的秒表。要求计时的范围为00.0S~99.9S，用三位数码管显示，用三个发光二极管正确显示以下状态：倒计时状态、顺计时状态、待机状态-Designed to be a cis-timing and countdown stopwatch. Required time ranges from 00.0S ~ 99.9S, with three digital tube display, with three light-emitting diode display correctly the following states: the countdown state, cis-time status, standby mode
- 2022-02-01 20:54:32下载
- 积分：1
-
This article describes a CPLD [1] as the core, VHDL [2] for the development of t...
本文介绍一种以CPLD[1]为核心、以VHDL[2]为开发工具的时间控制器，该控制器不仅具有时间功能，而且具有定时器功能，能在00：00～23：59之间任意设定开启时间和关闭时间，其设置方便、灵活，广泛应用于路灯、广告灯箱、霓虹灯等处的定时控制。-This article describes a CPLD [1] as the core, VHDL [2] for the development of tools for time controller that features not only has the time, but with the timer function, can be between 00:00 ~ 23:59 arbitrarily set to open time and closing time, and its convenient, flexible, widely used in street lamps, advertising light boxes, neon lights, etc. The timing control.
- 2022-02-01 10:40:29下载
- 积分：1
