-
include UART port of VERILOG source, the program tested in FPGA, as chip design,...
包含UART口的VERILOG源程序，该程序在FPGA上验证通过，可作为芯片设计，或FPGA设计的一个完整IP核，硬件设计的兄弟们可参考一下。-include UART port of VERILOG source, the program tested in FPGA, as chip design, or FPGA design of a complete IP cores, hardware design brothers can make reference.
- 2022-06-01 13:44:15下载
- 积分：1
-
VHDLrefencebook
doulos公司出的VHDL学习工具，非常易学易懂！~(doulos company out of the VHDL learning tool, very easy to understand! ~)
- 2016-10-09 15:45:57下载
- 积分：1
-
quartus工具入门文档，altera公司官方软件翻译全文。
quartus工具入门文档，altera公司官方软件翻译全文。-tool for quartus entry documents, altera company official translation of the full text of the software.
- 2022-05-25 20:37:44下载
- 积分：1
-
xiaomi
新版 小米抢购器 -源码
已经测试，代码很有用，已经抢了好几个小米3了，希望对大家有用(The new millet to snap up- source
Have test, the code is useful, has robbed several millet 3, hope useful for everyone)
- 2014-01-08 18:26:40下载
- 积分：1
-
cnv_enc_modify
卷积码(2,1,7)编码器，一个输入，两个输出(Convolution code (2,1,7) encoder, an input and two outputs)
- 2015-05-20 10:21:56下载
- 积分：1
-
基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考...
基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考-FPGA based on the work of the 1024-point pipelined FFT approach the realization of the technical staff for doing fpga signal processing reference
- 2022-12-04 23:40:03下载
- 积分：1
-
ram32b
VHDL code for 32 byte RAM
- 2009-06-04 19:50:35下载
- 积分：1
-
波形发生器，用于编写testbentch文件。非常实用
波形发生器，用于编写testbentch文件。非常实用-Waveform generator, for the preparation of testbentch files. Useful
- 2022-10-22 19:55:04下载
- 积分：1
-
29_ad9226_test
说明： 用Verilog编写ad_9866的相应程序，在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
- 2019-06-24 16:43:27下载
- 积分：1
-
FIFO
fifo异步串口收发程序 FPGA程序(fifo asynchronous serial transceiver)
- 2014-05-07 21:28:49下载
- 积分：1
