登录
首页 » VHDL » VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1

VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1

于 2022-05-22 发布 文件大小:49.46 kB
0 118
下载积分: 2 下载次数: 2

代码说明:

VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是1-20个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC published examples here is 1-20 months

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PCI总线仲裁参考设计,Quicklogic提供的verilog代码
    PCI总线仲裁参考设计,Quicklogic提供的verilog代码-PCI bus arbitration reference design, pioneered the Verilog code
    2022-03-11 02:19:45下载
    积分:1
  • max_plus开发的 有max_plus就可以直接运行的交通灯制作 用vhdl语言编写的...
    max_plus开发的 有max_plus就可以直接运行的交通灯制作 用vhdl语言编写的-max_plus development of max_plus can direct the operation of traffic lights produced by VHDL language
    2022-07-18 11:58:04下载
    积分:1
  • IIR-digital-filter-
    采用双线性变换法设计IIR数字滤波器设计的c代码,包括低通、高通和带通(Document recording the design of IIR digital filter c code)
    2011-09-05 17:47:58下载
    积分:1
  • Xilinx ISE License
    说明:  Xilinx ISE License集合,包含Vivado、ise的破解license,安装ISE后loading license即可完成,最全的器件库(Xilinx ise license Collection, including Vivado and ISE cracking licenses. After ISE is installed, the loading license can be completed, which is the most complete device library.)
    2021-01-19 23:28:43下载
    积分:1
  • VHDL I2C模式
    ---------------------------------------------------------------------------
    2022-01-25 13:58:21下载
    积分:1
  • 基于VHDL+FPGA的DDS信号发生设计,已经通过调式
    基于VHDL+FPGA的DDS信号发生设计,已经通过调式-Based on VHDL+ FPGA design of the DDS signal has been through mode
    2022-06-28 11:38:23下载
    积分:1
  • verilog hdl verilog hdl verilog hdl
    verilog hdl verilog hdl verilog hdl-verilog hdl
    2022-07-23 23:39:39下载
    积分:1
  • 用verilog写的,基于查表法实现的LOG10运算器,在Altera FPGA中应用。...
    用verilog写的,基于查表法实现的LOG10运算器,在Altera FPGA中应用。-It is a verilog design of LOG10 calculation unit, which is based on LUT arithmatic. And it is applicated in Altera FPGA.
    2022-08-17 06:30:14下载
    积分:1
  • 数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设...
    数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成 果的可修改性和可移植性都较差。基于VHDL 的数控分频器设计,整个过程简单、快捷,极易修改,可移植性强。他可利用 并行预置数的加法计数器和减法计数器实现。广泛应用于电子仪器、乐器等数字电子系统中。-NC divider output signal frequency is a function of input data. Using traditional methods of design, process and circuit design are complex and can modify the design of the results are poor and portability. NC VHDL divider based on the design, the whole process simple, fast, easy to modify, strong portability. He can use preset number of parallel addition and subtraction counter counter to achieve. Widely used in electronic equipment, musical instruments and other digital electronic systems.
    2023-08-29 11:30:03下载
    积分:1
  • UART串口传输的Verilog RTL
    uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of frame processing, serial communications, a friend of learning helps
    2022-01-28 20:31:09下载
    积分:1
  • 696518资源总数
  • 105540会员总数
  • 37今日下载