登录
首页 » VHDL » 组合电路的设计8位加法器设计(ADD8.vhd)

组合电路的设计8位加法器设计(ADD8.vhd)

于 2022-10-25 发布 文件大小:55.64 kB
0 89
下载积分: 2 下载次数: 1

代码说明:

组合电路的设计8位加法器设计(ADD8.vhd)-Combinational Circuit Design 8-bit adder design (ADD8.vhd)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 24秒倒计时系统(有跑马灯) 利用CPLD
    24秒倒计时系统(有跑马灯) 利用CPLD-24 seconds remaining systems (5,250) using CPLD
    2022-03-26 05:51:13下载
    积分:1
  • clk
    sin波形发生图形,应用智能老师款到即发了快速打击 (sin waveform generation graphics application smart teacher paragraph to that made a rapid strike)
    2013-02-24 15:46:58下载
    积分:1
  • Spartan-6-PCIE_tutorial2
    xilinx spartan 6 pcie 仿真教程,v2.4版本,主要是讲解如何使用pcie core和自己的用户逻辑级联仿真。(xilinx spartan 6 pcie sim tutorial ,tell readers how to sim using pcie core and user app logic,tool:questasim)
    2020-11-23 19:19:34下载
    积分:1
  • PCI_DG
    说明:  这是XILINS关于PCI设计的书籍,欢迎大家下载,逻辑设计(This is XILINS PCI design on the books, are welcome to download)
    2010-04-15 13:19:41下载
    积分:1
  • 国外的VHDL应用例子,大家可一好好参考一下!
    国外的VHDL应用例子,大家可一好好参考一下!-abroad VHDL Application examples, we can make reference to a properly!
    2022-01-25 20:56:43下载
    积分:1
  • VHDL language used to achieve a display hours, minutes and seconds of the clock:...
    用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.
    2022-04-27 22:51:31下载
    积分:1
  • 一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路
    一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路-A high-level training of internal information, are very valuable, readers can grasp the basic ideas FPGA
    2022-03-13 01:35:04下载
    积分:1
  • Multiplier
    圖形介面乘法器,也可自行使用verilog去改(Graphical interface multiplier, also free to use verilog go and change)
    2012-10-25 21:12:49下载
    积分:1
  • configurable CRC Reference Design xilinx the ip, CRC_xapp562 reference design do...
    可配置CRC参考设计 xilinx的ip,参考设计文档CRC_xapp562[1].pdf,VHDL语言编写的代码,包含仿真所需文件-configurable CRC Reference Design xilinx the ip, CRC_xapp562 reference design document [1]. pdf, prepared by the VHDL code The simulation includes the necessary documents
    2022-01-26 00:23:00下载
    积分:1
  • vending-machine
    用Verilog实现自动售货机功能,代码较初级。易懂,内含test文件。(Automatic vending machines function with Verilog code than the primary. Understandable, containing test files.)
    2013-11-30 20:25:34下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载