登录
首页 » VHDL » Using VHDL realize CPLD (EMP240T100C5) of the PWM output

Using VHDL realize CPLD (EMP240T100C5) of the PWM output

于 2022-05-27 发布 文件大小:170.73 kB
0 109
下载积分: 2 下载次数: 1

代码说明:

利用VHDL实现CPLD(EMP240T100C5)的PWM输出-Using VHDL realize CPLD (EMP240T100C5) of the PWM output

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • JIAOTONGDENG
    用VERILOG实现 交通灯控制,且运行正确,希望有帮助(Use VERILOG implementation traffic light control, and operation right, hope to have help)
    2014-01-05 20:38:03下载
    积分:1
  • 两个例子提醒我们如果我们要使用锁存器则不需要任何操作,如果我们想避免锁存器的话,我们要让这个元器件的每一个可能条件赋予一个值...
    两个例子提醒我们如果我们要使用锁存器则不需要任何操作,如果我们想避免锁存器的话,我们要让这个元器件的每一个可能条件赋予一个值-signal or variable "" may not be assigned a new value in every possible path through the Process Statement
    2022-05-22 18:34:33下载
    积分:1
  • CPLD / FPGA解码器RS(204188)of the Verilog程序
    cpld/fpga RS(204,188)译码器的verilog程序-cpld/fpga RS (204,188) decoder of the Verilog program
    2023-05-10 18:05:03下载
    积分:1
  • Rs232_Trans
    controller for sending serial data at different speeds
    2009-04-28 02:41:14下载
    积分:1
  • jitter_eliminate
    verilog描述的实用消抖电路,采用三个D触发器和一个JK触发器。使用emacs编写源文件,iverilog仿真通过,内有png仿真图像截屏(verilog description of the practical elimination shake circuit, using three D flip-flop and a JK flip-flop. Prepared source files using the emacs , iverilog simulation adopted, within the simulation images png screenshots)
    2009-11-24 15:51:44下载
    积分:1
  • Hamming
    汉明码转换,在FPGA上用verilog实现(hamming encoder, using FPGA)
    2011-05-22 09:46:09下载
    积分:1
  • dpll
    用verilog编写的全数字锁相环,包括鉴相器,模K计数器,加减脉冲模块和分频模块,都经过验证(verilog based digital phase lock loop design, including phase detector,mode K counter, increment/decrement counter and frequency divider )
    2014-04-22 08:36:53下载
    积分:1
  • pcf8563
    pcf8563,在quartusII下VERILOG编写的数字时钟程序,8位数码管显示(pcf8563, written in quartusII VERILOG digital clock program, eight digital display)
    2013-12-24 21:46:21下载
    积分:1
  • du to fpga 4*4 keyscan verilog
    基于fpga的4*4键盘扫描verilog程序-du to fpga 4*4 keyscan verilog
    2022-01-25 20:49:28下载
    积分:1
  • cnt10
    用Quartus II开发的一个十进制计数器,包括仿真波形,下载文件,是完整工程。(With the Quartus II development of a decimal counter, including the simulation waveform, download files, is the complete project.)
    2011-05-23 21:50:52下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载