登录
首页 » Verilog » Verilog code gen

Verilog code gen

于 2022-10-30 发布 文件大小:18.38 kB
0 102
下载积分: 2 下载次数: 1

代码说明:

根据配置生成verilog module 可用于生成模块顶层接口,寄存器接口; 集成若干个模块; 生成模块简单testbench;

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dianyuan
    saber的仿真模型,是一个电源的,经过调试已经成功(The simulation model of the saber, is a power, after commissioning has been successfully)
    2012-04-06 12:17:23下载
    积分:1
  • szdyb
    关于数字电压表的vhdl实现,有仿真程序,可以下载到板子中。(Vhdl digital voltage meter on the implementation of a simulation program can be downloaded to the board.)
    2011-05-09 21:09:07下载
    积分:1
  • fdivision
    在quartus平台下,并使用verillog hdl编写的时钟分频仿真(In quartus platform and use verillog hdl write clock divider simulation)
    2016-08-15 07:45:12下载
    积分:1
  • data_swith
    verilog 代码实现串并转换,有延迟(Verilog code and string conversion, delay)
    2011-07-31 23:58:17下载
    积分:1
  • capture-using-SCCB-and-FPGA
    利用SCCB和FPGA实现视频采集的论文,对相关开发人员具有很强的参考价值! (FPGA implementation using the SCCB and video collection of the papers, the relevant developer has a strong reference value ! )
    2013-09-29 15:37:52下载
    积分:1
  • basys3 官方教程
    四个实验带你入门Basys3,快速入门,轻松上手74 系列IP 封装实验示波器实验设计信号发生器实验设计Microblaze 串口实验内附源码
    2022-03-04 17:04:59下载
    积分:1
  • FSM
    It is the FSM implemented in Xylinx 14.7 on FPGA
    2015-09-28 15:50:09下载
    积分:1
  • SPI_test
    用FPGA于32进行SPI单向通信,FPGA向32放松发送数据(One-way SPI communication is carried out in 32 with FPGA, and data is sent to 32 with ease by FPGA.)
    2020-06-18 10:40:02下载
    积分:1
  • keyscan
    利用VHDL语言编写的4*4键盘扫描程序,经过测试,可以放心使用。(Using VHDL language 4* 4 keyboard scanning procedures, tested, safe to use.)
    2013-09-28 21:48:45下载
    积分:1
  • 小梅哥RTL8211PHYFPGA
    说明:  基于RTL8211以太网芯片开发的以太网通信代码,使用Quartus编程,FPGA板子为开发者(Ethernet communication code based on rtl8211 Ethernet chip, using quartus programming, FPGA board for developers)
    2020-09-17 21:47:55下载
    积分:1
  • 696518资源总数
  • 105562会员总数
  • 1今日下载