登录
首页 » Verilog » vivado2017+下的HDMI环路视频代码(AX7103)

vivado2017+下的HDMI环路视频代码(AX7103)

于 2022-05-12 发布 文件大小:1.04 MB
0 154
下载积分: 2 下载次数: 1

代码说明:

在黑金AX7103板子上(A7)实现的demo工程中,存在一些bug。给与修正

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • shuzihongdianlu
    数字钟电路的实现,可以24小时计时,可调整时间!(Digital clock circuit implementation, a 24-hour timer, adjustable time!)
    2013-08-18 14:49:14下载
    积分:1
  • imply logic
    说明:  由忆阻器机制设计蕴含逻辑,内含testbench仿真文件(Design implied logic by memristor mechanism, including testbench simulation file)
    2019-04-24 15:42:24下载
    积分:1
  • digital-processing-with-FPGA
    vhdl语言,国外教材,数字信号处理算法(vhdl language, foreign materials, digital signal processing algorithms)
    2016-07-22 21:53:49下载
    积分:1
  • widgets
    CSS配合jquery制作完美漂亮的时钟,貌似在IE8下时钟不能获取时间啊!支持ie9、chrome、safari、firefox、opera (Chrome显示效果最佳,IE9下时钟无法工作)日历和骰子是原创,CSS3时钟并非原创但经过改良支持opera。数字日历的兼容性不错,圆形时钟就差点了,也希望一起交流,共同改进。(CSS with the jquery make perfect beautiful clock, seemingly in IE8 under the clock can not get the time ah! Support ie9, chrome, safari, firefox, opera (Chrome show the best results, the clock does not work under IE9) calendar and dice is original, CSS3 clock is not original but after improved support opera. Digital calendar compatibility is good, almost round the clock on, and also hope together, and work together to improve.)
    2014-10-31 09:25:37下载
    积分:1
  • Verilog LDPC码
    module LDPC (clk,reset,             data_in, data_in_en,             velocity, /*输入信号码率选择*/             data_out, data_out_en,             indication /*输出信号,第一个127要删除前5成7488,指示第一个127*/                );input   clk,reset;input   data_in,data_in_en;input[1:0]  velocity; //码率选择信号output[126:0]   data_out;output  data_out_en;output  indication;
    2023-08-01 22:05:03下载
    积分:1
  • src
    说明:  基于FPGA的w5300开发代码,使用与w5300芯片,目前代码已经经过长期测试(W5300 development code based on FPGA, using W5300 chip, the code has been tested for a long time)
    2020-03-11 16:04:41下载
    积分:1
  • modelsim_gaosi
    说明:  用matlab将图片转成灰度图TXT,再通过verilog将数据导入FPGA中,采用高斯滤波算法来处理,再将处理后的图片数据导出到TXT中。(The image is transformed into gray-scale image TXT by MATLAB, and then the data is imported into FPGA by Verilog, processed by Gauss filter algorithm, and then the processed image data is exported to TXT.)
    2020-05-28 16:20:09下载
    积分:1
  • vga
    VGA显示控制:时序控制+像素点的颜色处理显示十字光标(vorilog)(VGA Display Control: Timing Control+ pixel color processing and display cross cursor (vorilog))
    2010-11-27 14:02:12下载
    积分:1
  • Center
    使用Xilinx3S400开发的钢板检测算法中心化算法,通过测试。(a vhdl-program use Xilinx3S400)
    2009-04-12 22:09:45下载
    积分:1
  • zidongshouhuoji
    使用VHDL语言实现的一个自动售货机的程序。适合VHDL初学者使用。(VHDL language using a vending machine program. VHDL suitable for beginners.)
    2011-04-29 21:28:00下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载