登录
首页 » VHDL » vhdl语言描述分频器,实现2、4、8、16……分频,经过实践

vhdl语言描述分频器,实现2、4、8、16……分频,经过实践

于 2022-10-30 发布 文件大小:35.51 kB
0 124
下载积分: 2 下载次数: 1

代码说明:

vhdl语言描述分频器,实现2、4、8、16……分频,经过实践-description language VHDL divider, 2,4,8,16 ... ... realize frequency, through the practice of

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MapCG
    cpu与GPU协同计算一个同时支持GPU与CPU的MapReduce框架实现(cpu and GPU collaborative computing)
    2014-12-04 23:06:54下载
    积分:1
  • project_first
    说明:  basys3的数字钟,可以显示00.00-59.59(Digital clock of basys3,It can display 00.00-59.59)
    2019-06-18 10:37:53下载
    积分:1
  • 光栅尺的四细分和辩向电路,并具有计数器功能,利用Quartus综合,可以参考...
    光栅尺的四细分和辩向电路,并具有计数器功能,利用Quartus综合,可以参考-Grating four segments and the dialectic to the circuit, and have counter functions, using Quartus integrated, can refer to
    2022-04-20 02:09:46下载
    积分:1
  • verilog-lfsr-master
    说明:  Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
    2020-06-24 21:40:01下载
    积分:1
  • VHDL电子钟的设计
    (1)用HDL设计一个多功能数字钟,包含以下主要功能:精确计时,时间可以24小时制或12小时制显示; (2)日历:显示年月日星期; (3)能用QuartusII软件仿真;
    2022-08-02 23:44:59下载
    积分:1
  • HDB3_encoder_QuartusPrj
    说明:  HDB3编码Quartus2 10.0的工程,modelsim仿真,有实物图、仿真图以及源程序,适合做通信原理课程设计的同学参考使用(HDB3 encoding Quartus2 10.0 project, modelsim simulation, there are physical map, simulation diagrams and source code, suitable for students of communication theory courses designed for reference use)
    2011-03-25 08:35:32下载
    积分:1
  • oooo
    基于fpga和51单片机的等精度频率计,通过fpga对信号进行采集,数据传给单片机计算,再由12864进行显示,可进行频率,周期,脉宽,占空比,幅值等的测量。(Fpga and 51 microcontroller based precision frequency meter, through fpga for signal acquisition, data to the microcontroller to calculate, and then by 12864 for display, can be measured frequency, period, pulse width, duty cycle, the amplitude and the like.)
    2014-11-13 19:02:07下载
    积分:1
  • LCD1602测试程序
    实现对LCD1602的Verilog HDL编程(the program for LCD1602 based on Verilog HDL)
    2020-06-23 21:00:01下载
    积分:1
  • the booth algorithm to implement the 32bit 's multiplication.
    the booth algorithm to implement the 32bits multiplication.-the booth algorithm to implement the 32bit "s multiplication.
    2022-10-16 05:40:03下载
    积分:1
  • vgachar
    VGA显示程序VHDL版本,适用于ALTERA的CPLD(VGA display program applies ALTERA CPLD)
    2012-05-31 10:35:14下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载