-
fpga_dsp_simple
dsp和fpag通信的测试程序，包含整个工程和signaltap测试信号。(the the dsp and fpag communications test procedures, including the entire the engineering and signaltap test signal.)
- 2013-04-14 15:17:20下载
- 积分：1
-
fpga
ldpc码的FPGA编译与仿真实现，欢迎分享，分享快乐。(LDPC code compilation and simulation。)
- 2014-05-24 17:32:11下载
- 积分：1
-
FPGA simulation examples, Verilog coding, the process in detail, code easy to un...
FPGA的仿真实例，Verilog代码编写，过程详尽，代码易懂。第二个文档-FPGA simulation examples, Verilog coding, the process in detail, code easy to understand. The second document
- 2022-05-04 23:56:16下载
- 积分：1
-
vgac_sst160aN
基于fpga和sopc的用VHDL语言编写的EDA的32位Nios CPU嵌入式系统及其DMA设计俄罗斯方块游戏机(FPGA and SOPC based on the use of VHDL language EDA 32-bit Nios CPU and the DMA design of embedded systems Tetris game)
- 2021-04-11 11:18:58下载
- 积分：1
-
dividefrequency
如何用VHDL语言对时钟进行分频以达到计数目的(how to achive counting by VHDL Language)
- 2009-02-13 15:45:38下载
- 积分：1
-
通信协议AHB_LITE
AHB_Lite 通信协议的FPGA Verilog 设计(AHB_Lite communication protocol Verilog design in FPGA)
- 2020-12-15 10:09:14下载
- 积分：1
-
用FPGA实现CRC算法，只用一个脉冲就能实现，比传统的移位算法大大节约时间...
用FPGA实现CRC算法，只用一个脉冲就能实现，比传统的移位算法大大节约时间-Using FPGA to achieve CRC algorithm, only one pulse will be able to realize, than the traditional algorithm greatly saving time shift
- 2022-07-14 15:39:31下载
- 积分：1
-
This project features a full
This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM.
The core acts as a slave WISHBONE device.
The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file.
Compression ratio is fixed for IMA-ADPCM, being 4:1.
PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
- 2022-07-25 20:05:07下载
- 积分：1
-
Constant_PQ_Microgid_matlab
逆变器并网发电的主要是逆变器输出正弦波电流的控制技术，要求与电网同频同相的电流，此matlab模型中使用锁相环技术，恒功率控制，LCL滤波器技术使达到并网要求(Constant_PQ_Microgid )
- 2021-04-02 10:09:07下载
- 积分：1
-
PCI IP核vhdl源码，Xilinx原版
PCI IP 核 Xilinx原版，很好用，国际知名公司Xilinx原版，值得信赖
- 2023-05-01 04:45:04下载
- 积分：1
