-
Booth Algorithm Based Squarer Design
设计一个8位有符号数字平方器。平方器将接收操作数B，一个8位有符号数。新兴市场；
- 2022-04-06 14:59:44下载
- 积分：1
-
light
基于FPGA的点灯游戏，完整工程。包括鼠标控制，键盘控制，SVGA显示等(Light game based on FPGA, the whole project which includes keyboard control, SVGA and so on.)
- 2020-08-25 14:08:15下载
- 积分：1
-
freq_meter
使用verilog写的频率计，可切换档位(Frequency counter using verilog write switch stalls)
- 2012-12-08 00:54:56下载
- 积分：1
-
pro1
对用开发板上开关产生的信息做汉明编码并通过串口发送至电脑(The Hamming code is generated from the switch on the development board and sent to the computer through the serial port.)
- 2018-11-15 17:01:21下载
- 积分：1
-
RS(255,247)编码解码器Verilog源代码
说明： RS(255,247)编码解码器Verilog源代码(Verilog source code of RS (255247) codec)
- 2021-02-08 17:09:54下载
- 积分：1
-
complex_timing_by_Primetime
用PrimeTime的技巧，解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
- 2012-08-05 19:07:47下载
- 积分：1
-
SPI的核心源代码，verilog
Verilog for SPI Core source code
- 2022-01-25 20:51:31下载
- 积分：1
-
VHDL实现二维DCT变换
本程序利用VHDL实现二维离散余弦变换，经本人测试，在Quartus II7.0软件上可正确仿真，希望大家积极采纳
- 2022-02-06 07:06:17下载
- 积分：1
-
cic_dec_8_five
CIC抽取滤波器，抽取系数8,verilog版本，用于数字下变频(CIC decimation filter, extraction coefficient of 8, verilog version, for digital down-conversion)
- 2010-03-02 12:53:31下载
- 积分：1
-
fpga_sdram_inst
nios学习资料，fpga调用外部sdram实例，值得初学者下载。(nios learning materials, fpga call external sdram instance, it is worth beginners to download.)
- 2013-08-24 22:26:31下载
- 积分：1
