-
freq
vhdl八位十进制数字频率计的设计，顶层和数码管扫描模块(vhdl eight decimal digital frequency meter design, top-level and digital tube scanning module)
- 2012-10-09 15:09:22下载
- 积分：1
-
uart_zhiwen
RS232的UART编程，包括波特率发生器模块，串口接受模块，串口发送模块(RS232 programming the UART, including the baud rate generator module, serial module to receive, send serial module)
- 2009-04-10 10:57:05下载
- 积分：1
-
DS1820
DS18B20温度传感器，用verilog语言实现(DS18B20 temperature sensor, with the verilog language)
- 2020-11-01 21:29:55下载
- 积分：1
-
src
v6 1x 3.125G rapidio协议工程代码(xilinx v6 rapidio data transmission protocol Practical project application engineering code)
- 2018-03-20 23:28:49下载
- 积分：1
-
55593402DDS_vhdl
DDS分频实现，全部代码的完整过程，包括截图等(DDS divider to achieve the complete process of all the code)
- 2013-05-15 16:49:55下载
- 积分：1
-
Commonly used phase
常用的锁相环技术，此程序是我在设计高频电路中运用的，具体见程序，经调试无问题-Commonly used phase-locked loop technology, this program is in the design I used in high-frequency circuits, see the specific procedures, no problem by debugging
- 2022-10-15 08:30:03下载
- 积分：1
-
DE2_NIOS_HOST_MOUSE_VGA
基于nios的vga显示实验，自制的ip核。可以按照自己的需求改写ip(Nios to vga display ip nuclear experiments, homemade. Can be rewritten in accordance with their own needs ip)
- 2021-04-11 11:58:58下载
- 积分：1
-
Enc8b10b
说明： serdes中的8B/10B编码 verilog实现(Implementation of 8B / 10B coding Verilog)
- 2020-09-13 01:37:58下载
- 积分：1
-
matlabfile
many matlab code with Fftseq ,uniform to gauss
AM DSB FM modulation
- 2009-12-20 14:06:57下载
- 积分：1
-
0001_EPM3064最小系统模块_带JTAG_LED_2mm插针
EMP3064的开发板板，原理图，verilog例子，板子说明，规格书，全套资料(EMP3064 development board, schematics, Verilog examples, board instructions, specifications, a full set of information)
- 2020-12-01 09:29:26下载
- 积分：1
