登录
首页 » VHDL » FPGA加密的方法,对于那些需要加密自己的vhdl源代码的人来说,很有用...

FPGA加密的方法,对于那些需要加密自己的vhdl源代码的人来说,很有用...

于 2022-11-20 发布 文件大小:182.83 kB
0 175
下载积分: 2 下载次数: 1

代码说明:

FPGA加密的方法,对于那些需要加密自己的vhdl源代码的人来说,很有用-FPGA encryption methods for those who need to encrypt their VHDL source code in a way, very useful

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FIR滤波器的基本Verilog代码实现
    FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
    2023-05-26 13:40:03下载
    积分:1
  • 一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!
    一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!-A simple shift register. VHDL language, and perhaps will help you!
    2023-07-05 13:15:03下载
    积分:1
  • Analog-Digital-Wandler
    关于逻辑信号的转变等等的一个程序。还包括显示(Analog-Digital-Wandler)
    2009-11-07 20:20:28下载
    积分:1
  • traffic_lights
     交通灯控制器控制红(r)、绿(g)、黄(y)三种不同颜色的交通灯,这三种不同颜色灯的亮、灭分别由三个定时器(timer1、timer2、timer3)控制;  当某个定时器工作时,它所控制的交通灯亮,直到设定的定时时间到(该定时器状态由’0’变’1’),交通灯跳转到另一种状态;  clk是脉冲控制端(图中未标出);reset是异步复位端,复位状态为红色交通灯亮;  输出端r、g、y分别表示三种颜色交通灯的亮、灭状态。 ( traffic light controller control red (R), green (g), yellow (y) three different colors of traffic lights, three different colors of bright lights, off by three timer (Timer1, Timer2, Timer3 ) control  When a timer work, it controls the traffic lights, until the set timing (the timer status ' 0 ' for ' 1' ), traffic lights Jump to another state  clk is the pulse control terminal (not shown) reset is asynchronous reset terminal, the reset state for the red traffic lights  output terminal r, g, y represent the three colors of traffic lights bright, the off state.)
    2020-12-19 15:09:10下载
    积分:1
  • CME3000FPGADevelopment-
    针对京微雅阁的CME300 FPGA教程,里面有几个例程,并附有源代码,初学者可尽快入门。(For Beijing micro Accord CME300 FPGA tutorial, there are a few routines, with source code, beginners can start as soon as possible.)
    2013-08-19 18:01:21下载
    积分:1
  • fpga_pid
    在FPGA内使用PID算法反馈控制小车速度和方向,四电机独立(PID algorithm within the FPGA using feedback control the car speed and direction, four independent motors)
    2015-05-11 10:05:53下载
    积分:1
  • facman
    一款在Verilog实现的吃豆人游戏,采用VGA接口,在Nexys3开发板上运行无误。(A pac-man game implemented via Verilog, using VGA interface, perfectly run on Nexys 3)
    2021-03-31 07:39:09下载
    积分:1
  • dp_xiliux the CPLD Verilog design experiments, serial presentation. code test.
    dp_xiliux 的 CPLD Verilog设计实验,串口演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, serial presentation. code test.
    2022-11-12 18:25:03下载
    积分:1
  • 8251的完整的功能的实现,可以进行编译,综合.
    8251的完整的功能的实现,可以进行编译,综合.-8251 complete function of the realization can be compiled and integrated.
    2022-02-25 05:27:00下载
    积分:1
  • This code implements the shift register functions, beginners can learn to learn
    本代码实现了移位寄存器功能,初学者可借鉴学习-This code implements the shift register functions, beginners can learn to learn
    2023-01-14 23:45:03下载
    积分:1
  • 696518资源总数
  • 106155会员总数
  • 8今日下载