登录
首页 » VHDL » altera DE1 SD_CARD带写入一个扇区功能的程序,已确认成功,下载直接运行就可以看效果...

altera DE1 SD_CARD带写入一个扇区功能的程序,已确认成功,下载直接运行就可以看效果...

于 2022-04-16 发布 文件大小:7.56 MB
0 106
下载积分: 2 下载次数: 1

代码说明:

altera DE1 SD_CARD带写入一个扇区功能的程序,已确认成功,下载直接运行就可以看效果-altera DE1 SD_CARD with a sector write function procedures, has confirmed the success of running can be downloaded directly watch the effect of

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CPM-spread-spectrum
    针对传统CPM正交扩频系统实现复杂度高的问题,提出了一种基于预编码的CPM正交扩频系统。(Pre—encoded CPM orthogonal spread spectrum system)
    2014-10-05 17:06:35下载
    积分:1
  • LowPassFilter
    说明:  内部含3个模块,使用DDS产生200k与500k的正弦波,两者相加后过数字低通滤波(通带0-200k,阻带400k以上),并将波形输出,实测FFT分析中看不到500k分量。其中数字滤波器采用MATLAB设计(FIR+等波纹,阻带衰减-80dB)(There are three modules in the system. DDS is used to generate 200K and 500K sine waves. After adding the two modules, the digital low-pass filter (passband 0-200k, stopband above 400k) is used, and the waveform is output. 500K component can not be seen in the actual FFT analysis. The digital filter is designed by MATLAB (FIR + equal ripple, stopband attenuation - 80dB))
    2020-09-09 14:21:01下载
    积分:1
  • CPU代码
    CPU代码-VHDL语言,实现了CPU的基本功能。-CPU code-VHDL language, the realization of the basic functions of the CPU.
    2022-02-02 11:14:11下载
    积分:1
  • test_uart
    基于fpga的uart串口通信协议,64位数据(Uart communication protocol based on fpga, 64-bit data)
    2017-08-09 17:35:47下载
    积分:1
  • 频率计介绍了用VHDL语言编写的频率计的程序,详细编写了如何测频,如何计数频率。...
    频率计介绍了用VHDL语言编写的频率计的程序,详细编写了如何测频,如何计数频率。-Cymometer introduce VHDL language with the frequency of the procedure in detail how to prepare a frequency measurement, how to count the frequency.
    2023-05-28 07:15:03下载
    积分:1
  • altfp_matrix_mult
    浮点数 矩阵乘法模块 verilog语言编写 可直接调用(Floating-point matrix multiplication module can directly call verilog language)
    2013-12-18 15:08:36下载
    积分:1
  • FPGA
    基于FPGA的数字系统设计,包含原理、工程应用和案例。(FPGA-based digital system design, including theory, engineering applications and cases.)
    2010-10-12 21:34:00下载
    积分:1
  • alu
    Vhdl code for aarithmetic logic unit
    2017-07-08 20:54:33下载
    积分:1
  • VHDL digital system design and engineering practice 4, including the principles,...
    VHDL数字系统设计和工程实践5,包含原理,真值表和原理图,以及VHDL源代码.-VHDL digital system design and engineering practice 4, including the principles, truth table and schematic, as well as VHDL source code.
    2022-08-11 13:48:51下载
    积分:1
  • cic_compensating
    CIC 补偿滤波器。采用两种方法来设计,一个是frequency sampling method。另一个是Equal Rippler Design Method。这是一个非常有用的matlab代码。(CIC compensation filter. Two ways to design a frequency sampling method. The other is an Equal Rippler Design Method. This is a very useful matlab code.)
    2012-10-17 14:22:08下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载