登录
首页 » VHDL » vhdl经典源代码――键盘接口设计,入门者必须掌握

vhdl经典源代码――键盘接口设计,入门者必须掌握

于 2022-11-20 发布 文件大小:720.52 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

vhdl经典源代码――键盘接口设计,入门者必须掌握-vhdl classical source code-- the keyboard interface design, beginners must master

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EDA
    EDA技术及其应用《序列信号发生器的设计》,包括源文件。(EDA technology and its applications " sequence signal generator design, including source files.)
    2012-10-29 18:30:40下载
    积分:1
  • VendingMachine
    VHDL Vendingmachine source
    2013-11-02 06:19:46下载
    积分:1
  • FPGA实现CAN总线控制器源码
    说明:  参照can芯片 saj1000控制器结构,写的can控制器(According to the structure of can chip saj1000 controller, the CAN controller is written)
    2021-01-19 21:38:41下载
    积分:1
  • K9HCG08U1D K9PDG08U5D K9LBG08U0D K9MDG08U5D 三星 4G 8G 16G nand资料
    K9HCG08U1D K9PDG08U5D K9LBG08U0D K9MDG08U5D 三星 4G 8G 16G nand资料-K9HCG08U1D K9PDG08U5D K9LBG08U0D K9MDG08U5D Samsung 4G 8G 16G nand datasheet
    2022-01-28 16:21:35下载
    积分:1
  • 加扰器解扰器设计
    加扰器解扰器设计,组合逻辑电路可以选用下述不同的逻辑类型来实现:互补CMOS结构、有比电路、差 分共源-共栅电压开关逻辑(DCVSL),传输门逻辑、互补传输晶体管逻辑(CPL)或动态电 路结构,也可以是以上不同类型结构的混合。(Scrambler/ descrambler design)
    2018-08-29 10:52:46下载
    积分:1
  • I2C verilog 源代码 非常好的代码,大家可以
    I2C verilog 源代码 非常好的代码,大家可以-I2C verilog source code for a very good code, we can
    2022-03-14 16:49:14下载
    积分:1
  • LCD_1602
    说明:  以ISE为开发环境,Verilog语言编写程序。功能:FPGA控制 LCD_1602动态显示秒表(In the development environment of ISE, Verilog language is used to write programs. Function: LCD_1602 dynamic display stopwatch controlled by FPGA)
    2020-06-20 00:00:02下载
    积分:1
  • FPGA-SRAM_Test
    利用FPGA实现SDRAM的读写操作,通过硬件测试。(FPGA implementation using SDRAM to read and write operation, hardware testing.)
    2011-08-03 22:52:25下载
    积分:1
  • spi
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.(SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the )
    2021-04-29 10:58:43下载
    积分:1
  • 9826
    针对AD9826驱动设计的Verilog代码,主要是配置ccd采样的设计(The Verilog code is designed for AD9826, to configuration ccd sampling )
    2020-07-16 21:48:50下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载