登录
首页 » VHDL » very much verilog code for the beginner

very much verilog code for the beginner

于 2022-11-21 发布 文件大小:98.10 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

very much verilog code for the beginner

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 03-verilog-11
    Verilog reference book
    2015-02-06 09:03:48下载
    积分:1
  • 用verilog hdl 硬件描述语言写的一个范例程序,led的,扩展性极强,欢迎大家下载使用。...
    用verilog hdl 硬件描述语言写的一个范例程序,led的,扩展性极强,欢迎大家下载使用。-Verilog hdl using hardware description language to write an example of the procedure, led, and highly scalable, welcome to download.
    2022-03-06 09:45:48下载
    积分:1
  • costas
    载波同步,costas环,基于Verilog的载波同步环(Carrier synchronization, costas ring, based on Verilog carrier synchronization ring )
    2021-03-05 13:09:31下载
    积分:1
  • code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx-code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    2022-04-09 10:05:17下载
    积分:1
  • matlab
    真是基于matlab的QPSK,格雷码,瑞利衰减信道,加性高斯白噪声仿真(Really based on matlab QPSK, Gray code, Rayleigh fading channel additive white Gaussian noise simulation)
    2021-03-16 22:39:21下载
    积分:1
  • state-machine
    一个简单的用verilog实现的售货机状态机设计,内有word介绍设计的原理(A simple realization of a vending machine with verilog state machine design, there are design principles introduced word)
    2021-01-20 23:48:42下载
    积分:1
  • ComChange-12061629
    并行读写14路串口数据,数据被写入FIFO,在收到读写信号后,SPI发送数据出去(Parallel read and write 14 serial port data, SPI send data)
    2019-03-13 01:38:44下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • tb_time_offfset
    offset_cancellation code for matlab to hdl
    2020-06-17 12:20:02下载
    积分:1
  • pld_Tetris
    基于FPGA cyclone III EP3C16F484C6的俄罗斯方块游戏。实现双人进行,屏幕倒置,分数显示,vga接口,键盘接口等功能(Tetris game based on FPGA cyclone III EP3C16F484C6 with functions including double players, screen upside down, score, vga and keyboard interface.)
    2020-11-06 12:39:49下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载