登录
首页 » VHDL » 计数器,用VHDL语言实现。

计数器,用VHDL语言实现。

于 2022-11-25 发布 文件大小:89.76 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

Counter written in VHDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这是一个非常实用的,非常实用,关于使用的软件,电动汽车…
    这是一个很实用的,很实用的,关于软件的使用,大家可以来看看。-This is a very practical, very practical, with regard to the use of software, everyone can come and see.
    2023-06-17 10:00:02下载
    积分:1
  • file_read vhdl code provide by my teacher for reading file into FSM
    file_read vhdl code provide by my teacher for reading file into FSM-file_read vhdl code
    2022-03-12 05:55:24下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • ahb_interface
    AHB BUS, Master Slave Arbiter -- example(AHB BUS, Master Slave Arbiter)
    2020-11-23 10:39:35下载
    积分:1
  • Several Example FPGA design contest
    几个fpga竞赛的设计例-Several Example FPGA design contest
    2022-09-16 03:50:03下载
    积分:1
  • verilogdct
    dct实现verilog hdl的数字图像处理,源代码(dct achieve verilog hdl digital image processing, source code)
    2020-12-02 17:49:26下载
    积分:1
  • UBlaster
    USB Blaster full production data
    2011-06-17 16:03:28下载
    积分:1
  • 4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率....
    4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率.-4-channel 12-bit AD chip AD7862 control module, VHDL source code, suitable for single conversion sampling, 250K sampling rate.
    2022-04-20 03:37:20下载
    积分:1
  • 采用高速AD的存储示波器设计,基于EP1C3板GWADDA板存储示波器,内有说明文件...
    采用高速AD的存储示波器设计,基于EP1C3板GWADDA板存储示波器,内有说明文件-AD using high-speed storage oscilloscope design, based on EP1C3 board GWADDA board storage oscilloscope, which has the documentation
    2022-03-22 11:22:04下载
    积分:1
  • 俄罗斯方块
    说明:  俄罗斯方块游戏,采用Verilog编写,整个工程文件,TFT/VGA显示(Tetris game, written by Verilog, the whole project file, TFT / VGA display)
    2019-12-15 16:56:53下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载