-
2。你可以以任何方式使用这个核心,无论是学术,商业,或
2. You may use this core in any way, be it academic, commercial, or -- military. Modified or not.-2. You may use this core in any way, be it academic, commercial, or-- military. Modified or not.
- 2022-02-15 13:22:40下载
- 积分:1
-
Noc
说明: credit base network on chip(network on chip (noc))
- 2020-06-19 11:40:02下载
- 积分:1
-
Digital-Electronic-Technology
这本书介绍了数字应用的底层电路设计的理论及实验程序,非常有用,是一本很好的工具书。(This book describes the application of the underlying digital circuit design theory and experimental procedures, very useful, is a good tool.)
- 2014-04-11 17:43:21下载
- 积分:1
-
verilog_ad0809 cpld control
verilog_ad0809 cpld control
- 2022-03-17 13:00:05下载
- 积分:1
-
dct01
Verilog编写的串口通讯下解码状态机(Verilog serial communication prepared under the decoder state machine)
- 2011-01-17 02:40:41下载
- 积分:1
-
VHDL development of the baseball game, in QuartusII environment compiler, apply...
用VHDL开发的棒球游戏,可以在QuartusII环境下编译,适用于各种FPGA开发板。-VHDL development of the baseball game, in QuartusII environment compiler, apply to all FPGA development board.
- 2023-04-04 12:25:03下载
- 积分:1
-
全数字锁相环的verilog源代码
全数字锁相环的verilog源代码-全数字锁相环的verilog源代码
- 2023-04-30 22:20:03下载
- 积分:1
-
Vending machine design, source code, in the hope that useful
自动售卖机的设计,有源代码,希望对大家有用-Vending machine design, source code, in the hope that useful
- 2022-01-22 14:24:49下载
- 积分:1
-
FPGA_flash设计
我们的设计是用一个FSM控制器来控制发送什么命令,flash模块判断FSM发送过来的state信号来选择应该执行什么操作,当命令写入或者读出后,会发送一个flag_done命令,这个命令让我们判断上个指令是否完成,如果完成后FAM将发送下一个命令.(Our design uses a FSM controller to control what commands are sent. The flash module judges the state signal sent by the FSM to select what operation should be performed. When the command is written or read out, a flag_done command is sent. This command lets us judge whether the last word is finished or if the FAM will be sent after completion. The next command)
- 2018-04-21 21:37:17下载
- 积分:1
-
spdif_interface_latest.tar
音频spdif格式编解码,可以将音频格式在i2s dsd以及spdif之间转换(Spdif audio codec)
- 2016-05-15 11:02:34下载
- 积分:1