登录
首页 » VHDL » 计数器的VHDL语言

计数器的VHDL语言

于 2022-12-04 发布 文件大小:11.30 kB
0 166
下载积分: 2 下载次数: 1

代码说明:

这个程序VHDL计数器计数二进制数并显示脉冲易于程序计数器的VHDL,我们需要了解逻辑电路的VHDL语言的程序员

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rc6_decryption
    rc6 algorithm designed based on verilog and is verified
    2020-12-01 21:59:28下载
    积分:1
  • eDP
    eDP接口TFT-LCD显示驱动原码(verilog+c)(eDP Interface TFT-LCD display driver source code (verilog+c))
    2020-10-17 09:17:27下载
    积分:1
  • electronic-lock-and-VHDL-design
    基于Max+Plus II和VHDL的电子密码锁设计(Based on Max+ Plus II electronic lock and VHDL design)
    2011-11-17 10:19:40下载
    积分:1
  • CORDIC算法的硬件实现 用的verilog语言
    CORDIC算法的硬件实现 用的verilog语言-CORDIC algorithm Hardware Implementation of the Verilog language
    2022-02-01 05:03:35下载
    积分:1
  • 23
    说明:  基于FPGA的液晶显示控制器的设计,FPGA用的是EP2C5,LCD用的是ST7920内核的122*32点阵的LCD,显示中西文字符(FPGA-based LCD display controller design, FPGA is used EP2C5, LCD is used in the ST7920 core of 122* 32 dot matrix LCD, display of Chinese and Western characters)
    2009-06-19 22:01:23下载
    积分:1
  • this a spartan 3E base project file. this is the project of game in which vga...
    this a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.-this is a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.
    2023-07-29 01:40:03下载
    积分:1
  • 基于dds的波形发生器
    说明:  DDS的基本原理主要由五部分组成,分别是;相位累加器,正弦波形存储器,数模转换器,低通滤波器和时钟,将相位累加器输出的数据作为地址,用来查询表的数据,将取出的正弦数据通过数模转换器输出模拟信号,模拟信号再通过一个低通滤波器输出纯净的正弦波信号。(The basic principle of DDS is mainly composed of five parts: phase accumulator, sinusoidal waveform memory, digital to analog converter, low-pass filter and clock. The output data of phase accumulator is used as address to query the data of table. The extracted sinusoidal data is output analog signal through digital analog converter, and the analog signal is output pure sine through a low-pass filter Wave signal.)
    2020-09-16 23:34:30下载
    积分:1
  • 通过EMIF连接fpga与dsp的代码
    通过EMIF连接fpga与dsp的代码-Through the EMIF connection FPGA code with dsp
    2022-03-16 17:42:36下载
    积分:1
  • wireless
    无线通信FPGA设计Matlab Verilog代码(Wireless FPGA design Matlab Verilog code)
    2011-11-30 21:48:18下载
    积分:1
  • 电子密码锁
    电子密码锁-Electronic Code Lock
    2022-09-25 17:35:03下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载