登录
首页 » VHDL » buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...

buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键...

于 2022-12-12 发布 文件大小:161.38 kB
0 188
下载积分: 2 下载次数: 1

代码说明:

buffer_display是4X4KEYPAD的输出显示模块。可以显示6个连续的按键-buffer_display is 4X4KEYPAD output module. It showed six consecutive Press

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilogdct
    dct实现verilog hdl的数字图像处理,源代码(dct achieve verilog hdl digital image processing, source code)
    2020-12-02 17:49:26下载
    积分:1
  • usb 和VGA接口,VHD语言编写,工程文件,可以直接用ISE打开
    usb 和VGA接口FPGA程序,主控芯片为xilinx公司的SP3e系列的500E芯片,VHD语言编写,工程文件,可以直接用ISE打开
    2022-02-11 16:58:36下载
    积分:1
  • vhdl设计事例,有助于FPGA初学着,High
    vhdl设计事例,有助于FPGA初学着,High-Performance 1024-Point Complex FFT-vhdl design examples, to help novice FPGA. High-Performance 1024-Point Complex FFT
    2023-06-12 19:40:12下载
    积分:1
  • VGA显示汉字
    基于FPGA的VGA驱动代码VHDL 在显示屏显示一个汉字-FPGA-based VHDL code of the VGA driver that a character in the display
    2022-04-08 04:51:00下载
    积分:1
  • which I have recently bought a CPLD Development Board VHDL source code accompani...
    这是我最近买的一套CPLD开发板VHDL源程序并附上开发板的原理图,希望对你是一个很好的帮助!其中内容为:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟.-which I have recently bought a CPLD Development Board VHDL source code accompanied the development of the plate diagram, You hope to be a good help! which states : eight priority encoder, multipliers, multi-path selectors, BCD binary switch, adder, subtraction device, the simple state machine, four comparators, seven of the digital control, i2c bus, lcd LCD allocated code switches, serial port, the buzzer sounded, matrix keyboards, Bomadeng, traffic lights, Digital Clock.
    2022-02-20 05:51:18下载
    积分:1
  • 计时器程序设计
    利用Quartus 综合简单的计时器功能,欢迎大家下载、参考。谢谢大家的支持!
    2023-05-24 21:20:03下载
    积分:1
  • TrackMe
    人的移动的跟踪,VERILOG实现,能跟踪人的画面移动(Tracking the movement of people, VERILOG realize that can track the person)
    2021-04-29 15:48:43下载
    积分:1
  • apb timer
    说明:  是基于apb总线下的timer外设的rtl代码,主要包括apb_timer的master逻辑verilog,以及相应的开发文档,包括寄存器的描述,功能特性等。(RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and so on.)
    2019-01-25 16:54:02下载
    积分:1
  • use of the VHDL language ALTERA company's board up3 have vga signal containi...
    使用vhdl语言在altera公司的up3板上产生vga信号,里面有详细的解析和说明,是一个很好的教程。和上一个文件razzle差不多,但是产生的效果不一样。-use of the VHDL language ALTERA company"s board up3 have vga signal containing a detailed analysis and explanation is a good guide. And on a razzle almost document, but the effects are not the same.
    2022-01-31 21:08:09下载
    积分:1
  • 利用FPGA串口通信向上位机发送数据
    利用FPGA串口通信向上位机发送数据,使用RS232通信协议,向上位机发送8位数据,其中8八个数据位包括4个信息位,经过7-4汉明编码变为7个信息位,而最低位补0,发送的8位数据为2个16进制数,其2个16进制数通过数码管显示。
    2022-03-15 00:32:55下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载