登录
首页 » VHDL » LDPC码的消息节点(Bitnode)消息更新过程的VHDL语言实现

LDPC码的消息节点(Bitnode)消息更新过程的VHDL语言实现

于 2022-12-16 发布 文件大小:868.00 B
0 116
下载积分: 2 下载次数: 1

代码说明:

LDPC码的消息节点(Bitnode)消息更新过程的VHDL语言实现-LDPC code of the message node (Bitnode) news update process of the VHDL language

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 跑马灯 简单实用很适合初学者 希望对大家有用
    跑马灯 简单实用很适合初学者 希望对大家有用-Marquee is simple and practical very suitable for beginners want to be useful to everyone
    2022-04-09 02:07:14下载
    积分:1
  • FPGA realization of DDS with the schematic diagram, structural clarity, the use...
    用FPGA实现DDS的原理图,结构清晰,采用总线方式与外部单片机通信-FPGA realization of DDS with the schematic diagram, structural clarity, the use of bus-way communication with the outside Singlechip
    2022-04-16 10:26:17下载
    积分:1
  • LMS算法FPGA仿真
    自适应滤波器算法LMS ,的FPGA实现,采用VERILOG实现。(LMS, an adaptive filter algorithm, is implemented on FPGA and VERILOG.)
    2020-06-24 01:00:02下载
    积分:1
  • application vhdl language adder design, compared with the design, With vhdl lang...
    应用vhdl语言进行加法器的设计,比较器的设计,随着vhdl语言的应用越来越广泛,其重要性也更加明确。希望对大家有所帮助。-application vhdl language adder design, compared with the design, With vhdl language widely used, the importance of which was more explicit. We want to help.
    2022-04-16 15:59:21下载
    积分:1
  • buffer
    用verilog实现的buffer,经过了fpga平台验证。(Implement buffer with verilog.)
    2020-10-28 12:19:58下载
    积分:1
  • test2
    说明:  试用Verilog HDL语言,设计十进制计数器,将计数过程用一个数码管进行显示(0~9)。要求首先使用Modelsim软件进行功能仿真,然后使用Quartus软件综合,并下载到开发板进行电路功能测试。(Using Verilog HDL language, a decimal counter is designed. The counting process is displayed by a digital tube (0 ~ 9). It is required to first use Modelsim software for functional simulation, then use quartus software for synthesis, and download to the development board for circuit functional test.)
    2020-05-17 11:07:28下载
    积分:1
  • verilog_422
    标准RS422 Verilog源代码, 传输波特率可以修改, FPGA上可以工作(Standard RS422 verilog communication source code, buardrate can be updated and it is fully work in FPGA )
    2021-04-06 14:29:02下载
    积分:1
  • verilog HDL语言,对于超大规模集成电路开发学习非常有好处
    verilog HDL语言,对于超大规模集成电路开发学习非常有好处-verilog HDL language, for ultra-large-scale integrated circuits are very beneficial to the development of learning
    2022-12-28 13:40:09下载
    积分:1
  • SPI接口的实现以及对外设的读写操作,其中包扩了几种工作方式,同时可以读取外设的版本号,传输速率可以达到2Mbps...
    SPI接口的实现以及对外设的读写操作,其中包扩了几种工作方式,同时可以读取外设的版本号,传输速率可以达到2Mbps-SPI interface implementation, as well as read and write operations on the peripheral, which extended several work packages at the same time can read the version number of peripherals, transfer rate up to 2Mbps
    2023-01-21 19:35:04下载
    积分:1
  • 电子闹钟:基于fpga的电子闹钟设计,采用模块化方式
    电子闹钟:基于fpga的电子闹钟设计,采用模块化方式-Electronic alarm: FPGA-based electronic alarm clock design, modular approach
    2022-02-06 03:24:59下载
    积分:1
  • 696518资源总数
  • 106017会员总数
  • 8今日下载